1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
|
/* SPDX-License-Identifier: ISC */
/*
* Copyright (C) 2022 MediaTek Inc.
*/
#ifndef __MT7996_MCU_H
#define __MT7996_MCU_H
#include "../mt76_connac_mcu.h"
struct mt7996_mcu_rxd {
__le32 rxd[8];
__le16 len;
__le16 pkt_type_id;
u8 eid;
u8 seq;
u8 option;
u8 __rsv;
u8 ext_eid;
u8 __rsv1[2];
u8 s2d_index;
};
struct mt7996_mcu_uni_event {
u8 cid;
u8 __rsv[3];
__le32 status; /* 0: success, others: fail */
} __packed;
struct mt7996_mcu_csa_notify {
struct mt7996_mcu_rxd rxd;
u8 omac_idx;
u8 csa_count;
u8 band_idx;
u8 rsv;
} __packed;
struct mt7996_mcu_rdd_report {
struct mt7996_mcu_rxd rxd;
u8 __rsv1[4];
__le16 tag;
__le16 len;
u8 band_idx;
u8 long_detected;
u8 constant_prf_detected;
u8 staggered_prf_detected;
u8 radar_type_idx;
u8 periodic_pulse_num;
u8 long_pulse_num;
u8 hw_pulse_num;
u8 out_lpn;
u8 out_spn;
u8 out_crpn;
u8 out_crpw;
u8 out_crbn;
u8 out_stgpn;
u8 out_stgpw;
u8 __rsv2;
__le32 out_pri_const;
__le32 out_pri_stg[3];
__le32 out_pri_stg_dmin;
struct {
__le32 start;
__le16 pulse_width;
__le16 pulse_power;
u8 mdrdy_flag;
u8 rsv[3];
} long_pulse[32];
struct {
__le32 start;
__le16 pulse_width;
__le16 pulse_power;
u8 mdrdy_flag;
u8 rsv[3];
} periodic_pulse[32];
struct {
__le32 start;
__le16 pulse_width;
__le16 pulse_power;
u8 sc_pass;
u8 sw_reset;
u8 mdrdy_flag;
u8 tx_active;
} hw_pulse[32];
} __packed;
struct mt7996_mcu_background_chain_ctrl {
u8 _rsv[4];
__le16 tag;
__le16 len;
u8 chan; /* primary channel */
u8 central_chan; /* central channel */
u8 bw;
u8 tx_stream;
u8 rx_stream;
u8 monitor_chan; /* monitor channel */
u8 monitor_central_chan;/* monitor central channel */
u8 monitor_bw;
u8 monitor_tx_stream;
u8 monitor_rx_stream;
u8 scan_mode; /* 0: ScanStop
* 1: ScanStart
* 2: ScanRunning
*/
u8 band_idx; /* DBDC */
u8 monitor_scan_type;
u8 band; /* 0: 2.4GHz, 1: 5GHz */
u8 rsv[2];
} __packed;
struct mt7996_mcu_eeprom {
u8 _rsv[4];
__le16 tag;
__le16 len;
u8 buffer_mode;
u8 format;
__le16 buf_len;
} __packed;
struct mt7996_mcu_phy_rx_info {
u8 category;
u8 rate;
u8 mode;
u8 nsts;
u8 gi;
u8 coding;
u8 stbc;
u8 bw;
};
struct mt7996_mcu_mib {
__le16 tag;
__le16 len;
__le32 offs;
__le64 data;
} __packed;
enum mt7996_chan_mib_offs {
UNI_MIB_OBSS_AIRTIME = 26,
UNI_MIB_NON_WIFI_TIME = 27,
UNI_MIB_TX_TIME = 28,
UNI_MIB_RX_TIME = 29
};
struct edca {
__le16 tag;
__le16 len;
u8 queue;
u8 set;
u8 cw_min;
u8 cw_max;
__le16 txop;
u8 aifs;
u8 __rsv;
};
#define MCU_PQ_ID(p, q) (((p) << 15) | ((q) << 10))
#define MCU_PKT_ID 0xa0
enum {
MCU_FW_LOG_WM,
MCU_FW_LOG_WA,
MCU_FW_LOG_TO_HOST,
MCU_FW_LOG_RELAY = 16
};
enum {
MCU_TWT_AGRT_ADD,
MCU_TWT_AGRT_MODIFY,
MCU_TWT_AGRT_DELETE,
MCU_TWT_AGRT_TEARDOWN,
MCU_TWT_AGRT_GET_TSF,
};
enum {
MCU_WA_PARAM_CMD_QUERY,
MCU_WA_PARAM_CMD_SET,
MCU_WA_PARAM_CMD_CAPABILITY,
MCU_WA_PARAM_CMD_DEBUG,
};
enum {
MCU_WA_PARAM_PDMA_RX = 0x04,
MCU_WA_PARAM_CPU_UTIL = 0x0b,
MCU_WA_PARAM_RED = 0x0e,
MCU_WA_PARAM_HW_PATH_HIF_VER = 0x2f,
};
enum mcu_mmps_mode {
MCU_MMPS_STATIC,
MCU_MMPS_DYNAMIC,
MCU_MMPS_RSV,
MCU_MMPS_DISABLE,
};
struct bss_rate_tlv {
__le16 tag;
__le16 len;
u8 __rsv1[4];
__le16 bc_trans;
__le16 mc_trans;
u8 short_preamble;
u8 bc_fixed_rate;
u8 mc_fixed_rate;
u8 __rsv2[1];
} __packed;
struct bss_ra_tlv {
__le16 tag;
__le16 len;
u8 short_preamble;
u8 force_sgi;
u8 force_gf;
u8 ht_mode;
u8 se_off;
u8 antenna_idx;
__le16 max_phyrate;
u8 force_tx_streams;
u8 __rsv[3];
} __packed;
struct bss_rlm_tlv {
__le16 tag;
__le16 len;
u8 control_channel;
u8 center_chan;
u8 center_chan2;
u8 bw;
u8 tx_streams;
u8 rx_streams;
u8 ht_op_info;
u8 sco;
u8 band;
u8 __rsv[3];
} __packed;
struct bss_color_tlv {
__le16 tag;
__le16 len;
u8 enable;
u8 color;
u8 rsv[2];
} __packed;
struct bss_inband_discovery_tlv {
__le16 tag;
__le16 len;
u8 tx_type;
u8 tx_mode;
u8 tx_interval;
u8 enable;
__le16 wcid;
__le16 prob_rsp_len;
} __packed;
struct bss_bcn_content_tlv {
__le16 tag;
__le16 len;
__le16 tim_ie_pos;
__le16 csa_ie_pos;
__le16 bcc_ie_pos;
u8 enable;
u8 type;
__le16 pkt_len;
} __packed;
struct bss_bcn_cntdwn_tlv {
__le16 tag;
__le16 len;
u8 cnt;
u8 rsv[3];
} __packed;
struct bss_bcn_mbss_tlv {
__le16 tag;
__le16 len;
__le32 bitmap;
#define MAX_BEACON_NUM 32
__le16 offset[MAX_BEACON_NUM];
} __packed __aligned(4);
struct bss_txcmd_tlv {
__le16 tag;
__le16 len;
u8 txcmd_mode;
u8 __rsv[3];
} __packed;
struct bss_sec_tlv {
__le16 tag;
__le16 len;
u8 __rsv1[2];
u8 cipher;
u8 __rsv2[1];
} __packed;
struct bss_ifs_time_tlv {
__le16 tag;
__le16 len;
u8 slot_valid;
u8 sifs_valid;
u8 rifs_valid;
u8 eifs_valid;
__le16 slot_time;
__le16 sifs_time;
__le16 rifs_time;
__le16 eifs_time;
u8 eifs_cck_valid;
u8 rsv;
__le16 eifs_cck_time;
} __packed;
struct bss_power_save {
__le16 tag;
__le16 len;
u8 profile;
u8 _rsv[3];
} __packed;
struct bss_mld_tlv {
__le16 tag;
__le16 len;
u8 group_mld_id;
u8 own_mld_id;
u8 mac_addr[ETH_ALEN];
u8 remap_idx;
u8 __rsv[3];
} __packed;
struct sta_rec_ba_uni {
__le16 tag;
__le16 len;
u8 tid;
u8 ba_type;
u8 amsdu;
u8 ba_en;
__le16 ssn;
__le16 winsize;
u8 ba_rdd_rro;
u8 __rsv[3];
} __packed;
struct sta_rec_eht {
__le16 tag;
__le16 len;
u8 tid_bitmap;
u8 _rsv;
__le16 mac_cap;
__le64 phy_cap;
__le64 phy_cap_ext;
u8 mcs_map_bw20[4];
u8 mcs_map_bw80[3];
u8 mcs_map_bw160[3];
u8 mcs_map_bw320[3];
u8 _rsv2[3];
} __packed;
struct sec_key_uni {
__le16 wlan_idx;
u8 mgmt_prot;
u8 cipher_id;
u8 cipher_len;
u8 key_id;
u8 key_len;
u8 need_resp;
u8 key[32];
} __packed;
struct sta_rec_sec_uni {
__le16 tag;
__le16 len;
u8 add;
u8 n_cipher;
u8 rsv[2];
struct sec_key_uni key[2];
} __packed;
struct sta_rec_hdrt {
__le16 tag;
__le16 len;
u8 hdrt_mode;
u8 rsv[3];
} __packed;
struct sta_rec_hdr_trans {
__le16 tag;
__le16 len;
u8 from_ds;
u8 to_ds;
u8 dis_rx_hdr_tran;
u8 mesh;
} __packed;
struct hdr_trans_en {
__le16 tag;
__le16 len;
u8 enable;
u8 check_bssid;
u8 mode;
u8 __rsv;
} __packed;
struct hdr_trans_vlan {
__le16 tag;
__le16 len;
u8 insert_vlan;
u8 remove_vlan;
u8 tid;
u8 __rsv;
} __packed;
struct hdr_trans_blacklist {
__le16 tag;
__le16 len;
u8 idx;
u8 enable;
__le16 type;
} __packed;
struct uni_header {
u8 __rsv[4];
} __packed;
struct vow_rx_airtime {
__le16 tag;
__le16 len;
u8 enable;
u8 band;
u8 __rsv[2];
} __packed;
struct bf_sounding_on {
__le16 tag;
__le16 len;
u8 snd_mode;
u8 sta_num;
u8 __rsv[2];
__le16 wlan_id[4];
__le32 snd_period;
} __packed;
struct bf_hw_en_status_update {
__le16 tag;
__le16 len;
bool ebf;
bool ibf;
u8 __rsv[2];
} __packed;
struct bf_mod_en_ctrl {
__le16 tag;
__le16 len;
u8 bf_num;
u8 bf_bitmap;
u8 bf_sel[8];
u8 __rsv[2];
} __packed;
union bf_tag_tlv {
struct bf_sounding_on bf_snd;
struct bf_hw_en_status_update bf_hw_en;
struct bf_mod_en_ctrl bf_mod_en;
};
struct ra_rate {
__le16 wlan_idx;
u8 mode;
u8 stbc;
__le16 gi;
u8 bw;
u8 ldpc;
u8 mcs;
u8 nss;
__le16 ltf;
u8 spe;
u8 preamble;
u8 __rsv[2];
} __packed;
struct ra_fixed_rate {
__le16 tag;
__le16 len;
__le16 version;
struct ra_rate rate;
} __packed;
enum {
UNI_RA_FIXED_RATE = 0xf,
};
#define MT7996_HDR_TRANS_MAX_SIZE (sizeof(struct hdr_trans_en) + \
sizeof(struct hdr_trans_vlan) + \
sizeof(struct hdr_trans_blacklist))
enum {
UNI_HDR_TRANS_EN,
UNI_HDR_TRANS_VLAN,
UNI_HDR_TRANS_BLACKLIST,
};
enum {
RATE_PARAM_FIXED = 3,
RATE_PARAM_MMPS_UPDATE = 5,
RATE_PARAM_FIXED_HE_LTF = 7,
RATE_PARAM_FIXED_MCS,
RATE_PARAM_FIXED_GI = 11,
RATE_PARAM_AUTO = 20,
};
enum {
BF_SOUNDING_ON = 1,
BF_HW_EN_UPDATE = 17,
BF_MOD_EN_CTRL = 20,
};
enum {
CMD_BAND_NONE,
CMD_BAND_24G,
CMD_BAND_5G,
CMD_BAND_6G,
};
struct bss_req_hdr {
u8 bss_idx;
u8 __rsv[3];
} __packed;
enum {
UNI_CHANNEL_SWITCH,
UNI_CHANNEL_RX_PATH,
};
#define MT7996_BSS_UPDATE_MAX_SIZE (sizeof(struct bss_req_hdr) + \
sizeof(struct mt76_connac_bss_basic_tlv) + \
sizeof(struct bss_rlm_tlv) + \
sizeof(struct bss_ra_tlv) + \
sizeof(struct bss_info_uni_he) + \
sizeof(struct bss_rate_tlv) + \
sizeof(struct bss_txcmd_tlv) + \
sizeof(struct bss_power_save) + \
sizeof(struct bss_sec_tlv) + \
sizeof(struct bss_ifs_time_tlv) + \
sizeof(struct bss_mld_tlv))
#define MT7996_STA_UPDATE_MAX_SIZE (sizeof(struct sta_req_hdr) + \
sizeof(struct sta_rec_basic) + \
sizeof(struct sta_rec_bf) + \
sizeof(struct sta_rec_ht) + \
sizeof(struct sta_rec_he_v2) + \
sizeof(struct sta_rec_ba_uni) + \
sizeof(struct sta_rec_vht) + \
sizeof(struct sta_rec_uapsd) + \
sizeof(struct sta_rec_amsdu) + \
sizeof(struct sta_rec_bfee) + \
sizeof(struct sta_rec_phy) + \
sizeof(struct sta_rec_ra) + \
sizeof(struct sta_rec_sec) + \
sizeof(struct sta_rec_ra_fixed) + \
sizeof(struct sta_rec_he_6g_capa) + \
sizeof(struct sta_rec_eht) + \
sizeof(struct sta_rec_hdrt) + \
sizeof(struct sta_rec_hdr_trans) + \
sizeof(struct tlv))
#define MT7996_MAX_BEACON_SIZE 1342
#define MT7996_BEACON_UPDATE_SIZE (sizeof(struct bss_req_hdr) + \
sizeof(struct bss_bcn_content_tlv) + \
MT_TXD_SIZE + \
sizeof(struct bss_bcn_cntdwn_tlv) + \
sizeof(struct bss_bcn_mbss_tlv))
#define MT7996_MAX_BSS_OFFLOAD_SIZE (MT7996_MAX_BEACON_SIZE + \
MT7996_BEACON_UPDATE_SIZE)
enum {
UNI_BAND_CONFIG_RADIO_ENABLE,
UNI_BAND_CONFIG_RTS_THRESHOLD = 0x08,
};
enum {
UNI_WSYS_CONFIG_FW_LOG_CTRL,
UNI_WSYS_CONFIG_FW_DBG_CTRL,
};
enum {
UNI_RDD_CTRL_PARM,
UNI_RDD_CTRL_SET_TH = 0x3,
};
enum {
UNI_EFUSE_ACCESS = 1,
UNI_EFUSE_BUFFER_MODE,
UNI_EFUSE_FREE_BLOCK,
UNI_EFUSE_BUFFER_RD,
};
enum {
UNI_VOW_DRR_CTRL,
UNI_VOW_RX_AT_AIRTIME_EN = 0x0b,
UNI_VOW_RX_AT_AIRTIME_CLR_EN = 0x0e,
};
enum {
UNI_CMD_MIB_DATA,
};
enum {
UNI_POWER_OFF,
};
enum {
UNI_CMD_TWT_ARGT_UPDATE = 0x0,
UNI_CMD_TWT_MGMT_OFFLOAD,
};
enum {
UNI_RRO_DEL_ENTRY = 0x1,
UNI_RRO_SET_PLATFORM_TYPE,
UNI_RRO_GET_BA_SESSION_TABLE,
UNI_RRO_SET_BYPASS_MODE,
UNI_RRO_SET_TXFREE_PATH,
};
enum{
UNI_CMD_SR_ENABLE = 0x1,
UNI_CMD_SR_ENABLE_SD,
UNI_CMD_SR_ENABLE_MODE,
UNI_CMD_SR_ENABLE_DPD = 0x12,
UNI_CMD_SR_ENABLE_TX,
UNI_CMD_SR_SET_SRG_BITMAP = 0x80,
UNI_CMD_SR_SET_PARAM = 0xc1,
UNI_CMD_SR_SET_SIGA = 0xd0,
};
enum {
UNI_CMD_ACCESS_REG_BASIC = 0x0,
UNI_CMD_ACCESS_RF_REG_BASIC,
};
enum {
UNI_CMD_SER_QUERY,
/* recovery */
UNI_CMD_SER_SET_RECOVER_L1,
UNI_CMD_SER_SET_RECOVER_L2,
UNI_CMD_SER_SET_RECOVER_L3_RX_ABORT,
UNI_CMD_SER_SET_RECOVER_L3_TX_ABORT,
UNI_CMD_SER_SET_RECOVER_L3_TX_DISABLE,
UNI_CMD_SER_SET_RECOVER_L3_BF,
UNI_CMD_SER_SET_RECOVER_L4_MDP,
UNI_CMD_SER_SET_RECOVER_FULL,
UNI_CMD_SER_SET_SYSTEM_ASSERT,
/* action */
UNI_CMD_SER_ENABLE = 1,
UNI_CMD_SER_SET,
UNI_CMD_SER_TRIGGER
};
enum {
MT7996_SEC_MODE_PLAIN,
MT7996_SEC_MODE_AES,
MT7996_SEC_MODE_SCRAMBLE,
MT7996_SEC_MODE_MAX,
};
#define MT7996_PATCH_SEC GENMASK(31, 24)
#define MT7996_PATCH_SCRAMBLE_KEY GENMASK(15, 8)
#define MT7996_PATCH_AES_KEY GENMASK(7, 0)
#define MT7996_SEC_ENCRYPT BIT(0)
#define MT7996_SEC_KEY_IDX GENMASK(2, 1)
#define MT7996_SEC_IV BIT(3)
#endif
|