summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml
diff options
context:
space:
mode:
authorTao Zhang <quic_taozha@quicinc.com>2024-02-04 08:30:34 +0300
committerSuzuki K Poulose <suzuki.poulose@arm.com>2024-02-12 13:29:47 +0300
commit4ed57f75898ce466ed60ce3c146290742985aa95 (patch)
treed5af2acab438f575e3f731386d4e95b115ba30f8 /Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml
parentf021801c418e7a81455a410a5b195961349d8e93 (diff)
downloadlinux-4ed57f75898ce466ed60ce3c146290742985aa95.tar.xz
dt-bindings: arm: qcom,coresight-tpdm: Add support for CMB element size
Add property "qcom,cmb-elem-bits" to support CMB(Continuous Multi-Bit) element for TPDM. The associated aggregator will read this size before it is enabled. CMB element size currently only supports 8-bit, 32-bit and 64-bit. Because the existing example tpdm "tpdm@684c000" which only supports dsb sub-unit, I introduce a new example "tpdm@6c29000" to describe the usage of this new property. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Tao Zhang <quic_taozha@quicinc.com> Signed-off-by: Mao Jinlong <quic_jinlmao@quicinc.com> Signed-off-by: Suzuki K Poulose <suzuki.poulose@arm.com> Link: https://lore.kernel.org/r/1707024641-22460-4-git-send-email-quic_taozha@quicinc.com
Diffstat (limited to 'Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml')
-rw-r--r--Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml25
1 files changed, 25 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml
index 61ddc3b5b247..2320b5445900 100644
--- a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml
+++ b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml
@@ -52,6 +52,14 @@ properties:
$ref: /schemas/types.yaml#/definitions/uint8
enum: [32, 64]
+ qcom,cmb-element-bits:
+ description:
+ Specifies the CMB(Continuous Multi-Bit) element size supported by
+ the monitor. The associated aggregator will read this size before it
+ is enabled. CMB element size currently only supports 8-bit, 32-bit
+ and 64-bit.
+ enum: [8, 32, 64]
+
qcom,dsb-msrs-num:
description:
Specifies the number of DSB(Discrete Single Bit) MSR(mux select register)
@@ -110,4 +118,21 @@ examples:
};
};
+ tpdm@6c29000 {
+ compatible = "qcom,coresight-tpdm", "arm,primecell";
+ reg = <0x06c29000 0x1000>;
+
+ qcom,cmb-element-bits = <64>;
+
+ clocks = <&aoss_qmp>;
+ clock-names = "apb_pclk";
+
+ out-ports {
+ port {
+ tpdm_ipcc_out_funnel_center: endpoint {
+ remote-endpoint = <&funnel_center_in_tpdm_ipcc>;
+ };
+ };
+ };
+ };
...