diff options
| author | Benjamin Gaignard <benjamin.gaignard@st.com> | 2019-11-08 15:52:43 +0300 |
|---|---|---|
| committer | Rob Herring <robh@kernel.org> | 2019-11-15 01:32:16 +0300 |
| commit | a2f12f80d27492ccfc73b9b7761fde7360d64759 (patch) | |
| tree | f9fad68c9ed1b3b95d3b1e7bb33260dfd6616b1d /Documentation/devicetree/bindings/crypto/st,stm32-cryp.yaml | |
| parent | 30f78c332e1282e954ed9c68f99fabd0193718f3 (diff) | |
| download | linux-a2f12f80d27492ccfc73b9b7761fde7360d64759.tar.xz | |
dt-bindings: crypto: Convert stm32 CRYP bindings to json-schema
Convert the STM32 CRYP binding to DT schema format using json-schema
Signed-off-by: Benjamin Gaignard <benjamin.gaignard@st.com>
Signed-off-by: Rob Herring <robh@kernel.org>
Diffstat (limited to 'Documentation/devicetree/bindings/crypto/st,stm32-cryp.yaml')
| -rw-r--r-- | Documentation/devicetree/bindings/crypto/st,stm32-cryp.yaml | 51 |
1 files changed, 51 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/crypto/st,stm32-cryp.yaml b/Documentation/devicetree/bindings/crypto/st,stm32-cryp.yaml new file mode 100644 index 000000000000..a4574552502a --- /dev/null +++ b/Documentation/devicetree/bindings/crypto/st,stm32-cryp.yaml @@ -0,0 +1,51 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/crypto/st,stm32-cryp.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: STMicroelectronics STM32 CRYP bindings + +maintainers: + - Lionel Debieve <lionel.debieve@st.com> + +properties: + compatible: + enum: + - st,stm32f756-cryp + - st,stm32mp1-cryp + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + interrupts: + maxItems: 1 + + resets: + maxItems: 1 + +required: + - compatible + - reg + - clocks + - interrupts + +additionalProperties: false + +examples: + - | + #include <dt-bindings/interrupt-controller/arm-gic.h> + #include <dt-bindings/clock/stm32mp1-clks.h> + #include <dt-bindings/reset/stm32mp1-resets.h> + cryp@54001000 { + compatible = "st,stm32mp1-cryp"; + reg = <0x54001000 0x400>; + interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&rcc CRYP1>; + resets = <&rcc CRYP1_R>; + }; + +... |