summaryrefslogtreecommitdiff
path: root/arch/xtensa/boot
diff options
context:
space:
mode:
authorMax Filippov <jcmvbkbc@gmail.com>2015-08-25 18:19:13 +0300
committerChris Zankel <chris@zankel.net>2016-03-11 11:53:32 +0300
commitbce299ca54735740a4f2232d23001dea679fbbef (patch)
tree6ec6d5a5b81cbb04ece58efb15a4fe6087aa0423 /arch/xtensa/boot
parentd99434e1760b94e08512821b5a05992398c1aa9e (diff)
downloadlinux-bce299ca54735740a4f2232d23001dea679fbbef.tar.xz
xtensa: xtfpga: fix i2c controller register width and endianness
I2C controller is attached to XTFPGA boards as native endian device, mark it as such in DTS. Set register width in DTS to 4, this way it works both for little- and big-endian CPUs. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Diffstat (limited to 'arch/xtensa/boot')
-rw-r--r--arch/xtensa/boot/dts/xtfpga.dtsi3
1 files changed, 2 insertions, 1 deletions
diff --git a/arch/xtensa/boot/dts/xtfpga.dtsi b/arch/xtensa/boot/dts/xtfpga.dtsi
index de133badcdc9..f2120be74331 100644
--- a/arch/xtensa/boot/dts/xtfpga.dtsi
+++ b/arch/xtensa/boot/dts/xtfpga.dtsi
@@ -89,7 +89,8 @@
#size-cells = <0>;
reg = <0x0d090000 0x20>;
reg-shift = <2>;
- reg-io-width = <1>;
+ reg-io-width = <4>;
+ native-endian;
interrupts = <4 1>;
clocks = <&osc>;