summaryrefslogtreecommitdiff
path: root/include/drm/bridge
diff options
context:
space:
mode:
authorMarek Vasut <marex@denx.de>2023-05-14 14:46:25 +0300
committerNeil Armstrong <neil.armstrong@linaro.org>2023-05-22 16:37:18 +0300
commit74629c49e66cc6d36c46ac4e3f059780873ceedf (patch)
treeeabe74294113b3405b262f8f3baa87958cdca60d /include/drm/bridge
parentec7743c9c48a14aa884d27f2feee1da30810ce0a (diff)
downloadlinux-74629c49e66cc6d36c46ac4e3f059780873ceedf.tar.xz
drm: bridge: samsung-dsim: Implement support for clock/data polarity swap
Implement support for DSI clock and data lane DN/DP polarity swap by means of decoding 'lane-polarities' DT property. The controller does support DN/DP swap of clock lane and all data lanes, the controller does not support polarity swap of individual data lane bundles, add a check which verifies all data lanes have the same polarity. This has been validated on an imx8mm board that actually has the MIPI DSI clock lanes inverted. Signed-off-by: Marek Vasut <marex@denx.de> Signed-off-by: Fabio Estevam <festevam@denx.de> Reviewed-by: Jagan Teki <jagan@amarulasolutions.com> Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org> Link: https://patchwork.freedesktop.org/patch/msgid/20230514114625.98372-2-festevam@gmail.com
Diffstat (limited to 'include/drm/bridge')
-rw-r--r--include/drm/bridge/samsung-dsim.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/include/drm/bridge/samsung-dsim.h b/include/drm/bridge/samsung-dsim.h
index ba5484de2b30..6a37d1e079bf 100644
--- a/include/drm/bridge/samsung-dsim.h
+++ b/include/drm/bridge/samsung-dsim.h
@@ -95,6 +95,8 @@ struct samsung_dsim {
u32 mode_flags;
u32 format;
+ bool swap_dn_dp_clk;
+ bool swap_dn_dp_data;
int state;
struct drm_property *brightness;
struct completion completed;