diff options
author | Stephen Boyd <sboyd@kernel.org> | 2022-12-12 22:12:52 +0300 |
---|---|---|
committer | Stephen Boyd <sboyd@kernel.org> | 2022-12-12 22:12:52 +0300 |
commit | 83907bf316287ad9b888e1661d34c6ed0b3313f2 (patch) | |
tree | 4946386236b00bd076be32499ecbdcd67e00e11c /include/dt-bindings | |
parent | a9fc882f57625761252169c62b19e99578531a9e (diff) | |
parent | 687daae7941c7a7ae52b51cad6dc77b672caf787 (diff) | |
parent | 01e6bf9921eef8ab25586162a2b1d2ca6292b7f4 (diff) | |
parent | d0b1c69288cf0f6b68eac0ebdf96d3e2d89f61df (diff) | |
parent | 9f8e30559b0425d4372c643aef4ddea547a3c1ac (diff) | |
parent | 53949843d30c3fc03a55d51b2320ff31e0001c56 (diff) | |
download | linux-83907bf316287ad9b888e1661d34c6ed0b3313f2.tar.xz |
Merge branches 'clk-bindings', 'clk-renesas', 'clk-amlogic', 'clk-allwinner' and 'clk-ti' into clk-next
* clk-bindings:
dt-bindings: clock: ti,cdce925: Convert to DT schema
* clk-renesas: (26 commits)
clk: renesas: r8a779f0: Fix Ethernet Switch clocks
clk: renesas: r8a779g0: Add Z0 clock support
clk: renesas: r8a779g0: Add CMT clocks
clk: renesas: r8a779g0: Add TMU and SASYNCRT clocks
clk: renesas: r8a779f0: Fix SCIF parent clocks
clk: renesas: r8a779f0: Fix HSCIF parent clocks
clk: renesas: r9a06g032: Repair grave increment error
clk: renesas: rzg2l: Don't assume all CPG_MOD clocks support PM
clk: renesas: rzg2l: Fix typo in struct rzg2l_cpg_priv kerneldoc
clk: renesas: r8a779a0: Fix SD0H clock name
clk: renesas: r8a779g0: Add RPC-IF clock
clk: renesas: r8a779g0: Add SDHI clocks
clk: renesas: r8a779f0: Add SASYNCPER internal clock
clk: renesas: r8a779f0: Fix SD0H clock name
clk: renesas: r9a07g043: Drop WDT2 clock and reset entry
clk: renesas: r9a07g044: Drop WDT2 clock and reset entry
clk: renesas: r8a779g0: Add TPU clock
clk: renesas: r8a779g0: Add PWM clock
clk: renesas: r8a779g0: Add SCIF clocks
clk: renesas: r9a07g044: Add MTU3a clock and reset entry
...
* clk-amlogic:
clk: meson: pll: add pcie lock retry workaround
clk: meson: pll: adjust timeout in meson_clk_pll_wait_lock()
* clk-allwinner:
clk: sunxi-ng: f1c100s: Add IR mod clock
clk: sunxi-ng: v3s: Correct the header guard of ccu-sun8i-v3s.h
* clk-ti:
clk: ti: fix typo in ti_clk_retry_init() code comment
clk: ti: dra7-atl: don't allocate `parent_names' variable
clk: ti: change ti_clk_register[_omap_hw]() API