diff options
| author | Amit Nischal <anischal@codeaurora.org> | 2018-05-01 08:03:33 +0300 |
|---|---|---|
| committer | Stephen Boyd <sboyd@kernel.org> | 2018-05-02 02:34:07 +0300 |
| commit | e892e17d0c0e3d1bb8a56b84d15f9995807b92fa (patch) | |
| tree | 4fd6eacff0c5ec6ada7f83aad5430daf7cf01817 /lib/ctype.c | |
| parent | 9fb38caee2541009c9e040d9a3962157c7bb4c5f (diff) | |
| download | linux-e892e17d0c0e3d1bb8a56b84d15f9995807b92fa.tar.xz | |
clk: qcom: gdsc: Add support to poll CFG register to check GDSC state
The default behavior of the GDSC enable/disable sequence is to
poll the status bits of either the actual GDSCR or the
corresponding HW_CTRL registers.
On targets which have support for a CFG_GDSCR register, the
status bits might not show the correct state of the GDSC,
especially in the disable sequence, where the status bit
will be cleared even before the core is completely power
collapsed. On targets with this issue, poll the power on/off
bits in the CFG_GDSCR register instead to correctly determine
the GDSC state.
Signed-off-by: Amit Nischal <anischal@codeaurora.org>
Signed-off-by: Taniya Das <tdas@codeaurora.org>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
Diffstat (limited to 'lib/ctype.c')
0 files changed, 0 insertions, 0 deletions