index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
Documentation
/
devicetree
/
bindings
/
clock
/
idt,versaclock5.yaml
Age
Commit message (
Expand
)
Author
Files
Lines
2023-01-18
dt-bindings: clock: versaclock5: Document 5P49V60 compatible string
Lars-Peter Clausen
1
-0
/
+1
2022-12-16
dt-bindings: drop redundant part of title (beginning)
Krzysztof Kozlowski
1
-1
/
+1
2022-10-04
Merge branches 'clk-baikal', 'clk-broadcom', 'clk-vc5' and 'clk-versaclock' i...
Stephen Boyd
1
-0
/
+2
2022-10-03
dt-bindings: clock: vc5: Add 5P49V6975
Matthias Fend
1
-0
/
+2
2022-08-23
dt-bindings: clock: Move versaclock.h to dt-bindings/clock
Lukas Bulwahn
1
-2
/
+2
2022-06-06
dt-bindings: update Luca Ceresoli's e-mail address
Luca Ceresoli
1
-1
/
+1
2022-03-25
dt-bindings: clock: drop useless consumer example
Krzysztof Kozlowski
1
-7
/
+0
2021-08-29
dt-bindings: clk: vc5: Add properties for configuring the SD/OE pin
Sean Anderson
1
-0
/
+40
2021-07-03
Merge tag 'devicetree-for-5.14' of git://git.kernel.org/pub/scm/linux/kernel/...
Linus Torvalds
1
-3
/
+4
2021-06-21
dt-bindings: clk: vc5: Fix example
Sean Anderson
1
-3
/
+4
2021-05-18
dt-bindings: More removals of type references on common properties
Rob Herring
1
-2
/
+0
2021-02-11
dt-bindings: clk: versaclock5: Add optional load capacitance property
Adam Ford
1
-0
/
+6
2020-10-06
dt-bindings: Another round of adding missing 'additionalProperties'
Rob Herring
1
-9
/
+11
2020-08-14
dt-bindings: Whitespace clean-ups in schema files
Rob Herring
1
-4
/
+4
2020-07-24
dt-bindings: clk: versaclock5: convert to yaml
Luca Ceresoli
1
-0
/
+154