summaryrefslogtreecommitdiff
path: root/arch/arm64/include/asm/cpu.h
AgeCommit message (Expand)AuthorFilesLines
2024-03-15Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-0/+1
2024-03-07arm64/cpufeature: Hook new identification registers up to cpufeatureMark Brown1-0/+3
2024-02-08arm64: cpufeature: Add ID_AA64MMFR4_EL1 handlingMarc Zyngier1-0/+1
2023-12-06arm64: setup: Switch over to GENERIC_CPU_DEVICES using arch_register_cpu()James Morse1-1/+0
2023-09-25arm64/sve: Remove SMCR pseudo register from cpufeature codeMark Brown1-3/+0
2023-09-25arm64/sve: Remove ZCR pseudo register from cpufeature codeMark Brown1-3/+0
2023-06-06arm64: cpufeature: add system register ID_AA64MMFR3Joey Gouly1-0/+1
2022-06-23arm64/sme: Expose SMIDR through sysfsMark Brown1-0/+1
2022-04-22arm64/sme: Identify supported SME vector lengths at bootMark Brown1-0/+3
2022-04-22arm64/sme: Basic enumeration supportMark Brown1-0/+1
2021-12-13arm64: add ID_AA64ISAR2_EL1 sys registerJoey Gouly1-0/+1
2021-06-11arm64: cpuinfo: Split AArch32 registers out into a separate structWill Deacon1-21/+25
2021-05-27arm64: Check if GMID_EL1.BS is the same on all CPUsCatalin Marinas1-0/+1
2021-05-27arm64: Change the cpuinfo_arm64 member type for some sysregs to u64Catalin Marinas1-5/+5
2020-05-21arm64/cpuinfo: Add ID_MMFR4_EL1 into the cpuinfo_arm64 contextAnshuman Khandual1-0/+1
2020-05-21arm64/cpufeature: Introduce ID_MMFR5 CPU registerAnshuman Khandual1-0/+1
2020-05-21arm64/cpufeature: Introduce ID_DFR1 CPU registerAnshuman Khandual1-0/+1
2020-05-21arm64/cpufeature: Introduce ID_PFR2 CPU registerAnshuman Khandual1-0/+1
2020-01-15arm64: Introduce ID_ISAR6 CPU registerAnshuman Khandual1-0/+1
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner1-12/+1
2017-11-03arm64/sve: Probe SVE capabilities and usable vector lengthsDave Martin1-0/+4
2016-07-12arm64: cpuinfo: Expose MIDR_EL1 and REVIDR_EL1 to sysfsSteve Capper1-0/+2
2016-02-18arm64: add ARMv8.2 id_aa64mmfr2 boiler plateJames Morse1-0/+1
2015-10-21arm64: Consolidate CPU Sanity check to CPU Feature infrastructureSuzuki K. Poulose1-1/+2
2015-10-21arm64: Keep track of CPU feature registersSuzuki K. Poulose1-0/+1
2015-10-21arm64: Move mixed endian support detectionSuzuki K. Poulose1-0/+2
2015-01-07arm64: sanity checks: add missing AArch32 registersMark Rutland1-0/+5
2014-11-25arm64: sanity checks: add ID_AA64DFR{0,1}_EL1Mark Rutland1-0/+2
2014-07-18arm64: cpuinfo: record cpu system register valuesMark Rutland1-0/+59
generated by cgit v1.2.3 (git 2.39.0) at 2024-07-13 06:45:55 +0300