summaryrefslogtreecommitdiff
path: root/arch/arm64/kernel/cpufeature.c
AgeCommit message (Expand)AuthorFilesLines
2020-12-02arm64: uaccess: remove redundant PAN togglingMark Rutland1-17/+0
2020-12-02arm64: uaccess: remove set_fs()Mark Rutland1-4/+0
2020-12-02arm64: add C wrappers for SET_PSTATE_*()Mark Rutland1-1/+1
2020-11-28arm64: Make the Meltdown mitigation state availableMarc Zyngier1-3/+17
2020-11-13arm64: implement CPPC FFH support using AMUsIonela Voinescu1-0/+10
2020-11-13arm64: wrap and generalise counter read functionsIonela Voinescu1-4/+1
2020-11-13arm64: kpti: Add KRYO2XX gold/silver CPU cores to kpti safelistKonrad Dybcio1-0/+2
2020-11-10arm64: cpufeatures: Add capability for LDAPR instructionWill Deacon1-0/+10
2020-10-02Merge branch 'for-next/mte' into for-next/coreWill Deacon1-0/+35
2020-10-02Merge branch 'for-next/ghostbusters' into for-next/coreWill Deacon1-48/+3
2020-10-02Merge branches 'for-next/acpi', 'for-next/boot', 'for-next/bpf', 'for-next/cp...Will Deacon1-9/+37
2020-10-01arm64: dbm: Invalidate local TLB when setting TCR_EL1.HDWill Deacon1-0/+1
2020-09-29arm64: Rewrite Spectre-v4 mitigation codeWill Deacon1-41/+0
2020-09-29arm64: Treat SSBS as a non-strict system featureWill Deacon1-3/+3
2020-09-29arm64: Remove Spectre-related CONFIG_* optionsWill Deacon1-4/+0
2020-09-29arm64: cpufeature: Export symbol read_sanitised_ftr_reg()Jean-Philippe Brucker1-0/+1
2020-09-14arm64: cpufeature: Modify address authentication cpufeature to exactAmit Daniel Kachhap1-9/+35
2020-09-04arm64: mte: Clear the tags when a page is mapped in user-space with PROT_MTECatalin Marinas1-0/+18
2020-09-03arm64: mte: CPU feature detection and initial sysreg configurationVincenzo Frascino1-0/+17
2020-08-24treewide: Use fallthrough pseudo-keywordGustavo A. R. Silva1-1/+1
2020-08-04Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds1-43/+106
2020-07-31Merge branch 'for-next/tlbi' into for-next/coreCatalin Marinas1-0/+20
2020-07-31Merge branches 'for-next/misc', 'for-next/vmcoreinfo', 'for-next/cpufeature',...Catalin Marinas1-29/+85
2020-07-15arm64: tlb: Detect the ARMv8.4 TLBI RANGE featureZhenyu Ye1-0/+10
2020-07-07arm64/cpufeature: Validate feature bits spacing in arm64_ftr_regs[]Anshuman Khandual1-3/+44
2020-07-07arm64: Detect the ARMv8.4 TTL featureMarc Zyngier1-0/+11
2020-07-03arm64/cpufeature: Replace all open bits shift encodings with macrosAnshuman Khandual1-26/+27
2020-07-03arm64/cpufeature: Add remaining feature bits in ID_AA64MMFR2 registerAnshuman Khandual1-0/+7
2020-07-03arm64/cpufeature: Add remaining feature bits in ID_AA64MMFR1 registerAnshuman Khandual1-0/+4
2020-07-03arm64/cpufeature: Add remaining feature bits in ID_AA64MMFR0 registerAnshuman Khandual1-0/+3
2020-07-03arm64: Add KRYO4XX silver CPU cores to erratum list 1530923 and 1024718Sai Prakash Ranjan1-0/+2
2020-07-02arm64/panic: Unify all three existing notifier blocksAnshuman Khandual1-14/+1
2020-06-24arm64: kpti: Add KRYO{3, 4}XX silver CPU cores to kpti safelistSai Prakash Ranjan1-0/+2
2020-05-28Merge branch 'for-next/bti' into for-next/coreWill Deacon1-0/+37
2020-05-28KVM: arm64: Check advertised Stage-2 page size capabilityMarc Zyngier1-0/+18
2020-05-27arm64/cpufeature: Add get_arm64_ftr_reg_nowarn()Anshuman Khandual1-10/+34
2020-05-21arm64/cpuinfo: Add ID_MMFR4_EL1 into the cpuinfo_arm64 contextAnshuman Khandual1-0/+4
2020-05-21arm64/cpufeature: Add remaining feature bits in ID_AA64PFR1 registerAnshuman Khandual1-0/+2
2020-05-21arm64/cpufeature: Add remaining feature bits in ID_AA64PFR0 registerAnshuman Khandual1-0/+2
2020-05-21arm64/cpufeature: Add remaining feature bits in ID_AA64ISAR0 registerAnshuman Khandual1-0/+1
2020-05-21arm64/cpufeature: Add remaining feature bits in ID_MMFR4 registerAnshuman Khandual1-0/+13
2020-05-21arm64/cpufeature: Add remaining feature bits in ID_PFR0 registerAnshuman Khandual1-0/+2
2020-05-21arm64/cpufeature: Introduce ID_MMFR5 CPU registerAnshuman Khandual1-0/+10
2020-05-21arm64/cpufeature: Introduce ID_DFR1 CPU registerAnshuman Khandual1-0/+10
2020-05-21arm64/cpufeature: Introduce ID_PFR2 CPU registerAnshuman Khandual1-0/+11
2020-05-21arm64/cpufeature: Make doublelock a signed feature in ID_AA64DFR0Anshuman Khandual1-1/+1
2020-05-21arm64/cpufeature: Drop TraceFilt feature exposure from ID_DFR0 registerAnshuman Khandual1-1/+1
2020-05-21arm64/cpufeature: Add explicit ftr_id_isar0[] for ID_ISAR0 registerAnshuman Khandual1-2/+12
2020-05-20arm64/cpufeature: Drop open encodings while extracting parangeAnshuman Khandual1-1/+2
2020-05-20arm64/cpufeature: Validate hypervisor capabilities during CPU hotplugAnshuman Khandual1-0/+32
generated by cgit v1.2.3 (git 2.39.0) at 2024-10-10 10:16:20 +0300