index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
mediatek
/
clk-mt2712-mm.c
Age
Commit message (
Expand
)
Author
Files
Lines
2023-05-10
clk: mediatek: Make mtk_clk_pdev_remove() return void
Uwe Kleine-König
1
-1
/
+1
2023-03-13
clk: mediatek: Add MODULE_DEVICE_TABLE() where appropriate
AngeloGioacchino Del Regno
1
-0
/
+1
2023-03-13
clk: mediatek: Add MODULE_LICENSE() where missing
AngeloGioacchino Del Regno
1
-0
/
+1
2023-03-13
clk: mediatek: Switch to module_platform_driver() where possible
AngeloGioacchino Del Regno
1
-2
/
+1
2023-03-13
clk: mediatek: Consistently use GATE_MTK() macro
AngeloGioacchino Del Regno
1
-24
/
+6
2023-03-13
clk: mediatek: Migrate to mtk_clk_pdev_probe() for multimedia clocks
AngeloGioacchino Del Regno
1
-20
/
+11
2023-01-31
clk: mediatek: clk-gate: Propagate struct device with mtk_clk_register_gates()
AngeloGioacchino Del Regno
1
-2
/
+2
2022-05-20
clk: mediatek: Replace 'struct clk' with 'struct clk_hw'
Chen-Yu Tsai
1
-2
/
+2
2020-05-20
clk / soc: mediatek: Bind clock and gpu driver for mt2712
Enric Balletbo i Serra
1
-7
/
+2
2019-05-30
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174
Thomas Gleixner
1
-9
/
+1
2017-11-02
clk: mediatek: Add MT2712 clock support
weiyi.lu@mediatek.com
1
-0
/
+170