index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
renesas
/
r8a779g0-cpg-mssr.c
Age
Commit message (
Expand
)
Author
Files
Lines
2024-02-13
clk: renesas: r8a779g0: Correct PFC/GPIO parent clocks
Geert Uytterhoeven
1
-5
/
+6
2024-01-31
clk: renesas: r8a779g0: Fix PCIe clock name
Geert Uytterhoeven
1
-1
/
+1
2023-11-20
clk: renesas: r8a779g0: Add PCIe clocks
Yoshihiro Shimoda
1
-0
/
+2
2023-11-20
clk: renesas: r8a779g0: Add EtherTSN clock
Niklas Söderlund
1
-0
/
+1
2023-03-06
clk: renesas: r8a779g0: Add VIN clocks
Niklas Söderlund
1
-0
/
+16
2023-03-06
clk: renesas: r8a779g0: Add ISPCS clocks
Niklas Söderlund
1
-0
/
+2
2023-03-06
clk: renesas: r8a779g0: Add CSI-2 clocks
Niklas Söderlund
1
-0
/
+3
2023-03-06
clk: renesas: r8a779g0: Add thermal clock
Geert Uytterhoeven
1
-0
/
+1
2023-03-06
clk: renesas: r8a779g0: Add Audio clocks
Kuninori Morimoto
1
-0
/
+2
2023-01-26
clk: renesas: r8a779g0: Add CAN-FD clocks
Geert Uytterhoeven
1
-0
/
+2
2023-01-26
clk: renesas: r8a779g0: Tidy up DMAC name on SYS-DMAC
Kuninori Morimoto
1
-2
/
+2
2023-01-24
clk: renesas: r8a779g0: Add custom clock for PLL2
Geert Uytterhoeven
1
-7
/
+7
2022-12-26
clk: renesas: r8a779g0: Add display related clocks
Tomi Valkeinen
1
-0
/
+9
2022-12-26
clk: renesas: r8a779g0: Fix OSC predividers
Geert Uytterhoeven
1
-4
/
+4
2022-11-15
clk: renesas: r8a779g0: Add Z0 clock support
Geert Uytterhoeven
1
-0
/
+1
2022-11-08
clk: renesas: r8a779g0: Add CMT clocks
Wolfram Sang
1
-0
/
+4
2022-11-08
clk: renesas: r8a779g0: Add TMU and SASYNCRT clocks
Wolfram Sang
1
-0
/
+6
2022-10-26
clk: renesas: r8a779g0: Add RPC-IF clock
Geert Uytterhoeven
1
-1
/
+2
2022-10-26
clk: renesas: r8a779g0: Add SDHI clocks
Geert Uytterhoeven
1
-1
/
+3
2022-10-26
clk: renesas: r8a779g0: Add TPU clock
Geert Uytterhoeven
1
-0
/
+1
2022-10-26
clk: renesas: r8a779g0: Add PWM clock
Geert Uytterhoeven
1
-0
/
+1
2022-10-26
clk: renesas: r8a779g0: Add SCIF clocks
Geert Uytterhoeven
1
-0
/
+4
2022-10-26
Merge tag 'renesas-clk-fixes-for-v6.1-tag1'
Geert Uytterhoeven
1
-4
/
+9
2022-10-26
clk: renesas: r8a779g0: Fix HSCIF parent clocks
Geert Uytterhoeven
1
-4
/
+4
2022-10-18
clk: renesas: r8a779g0: Add SASYNCPER clocks
Geert Uytterhoeven
1
-0
/
+5
2022-10-17
clk: renesas: r8a779g0: Add INTC-EX clock
Geert Uytterhoeven
1
-0
/
+1
2022-10-17
clk: renesas: r8a779g0: Add MSIOF clocks
Geert Uytterhoeven
1
-0
/
+6
2022-10-17
clk: renesas: r8a779g0: Add SYS-DMAC clocks
Geert Uytterhoeven
1
-0
/
+2
2022-09-18
clk: renesas: r8a779g0: Add EtherAVB clocks
Geert Uytterhoeven
1
-0
/
+3
2022-09-18
clk: renesas: r8a779g0: Add PFC/GPIO clocks
Geert Uytterhoeven
1
-0
/
+4
2022-09-18
clk: renesas: r8a779g0: Add I2C clocks
Geert Uytterhoeven
1
-0
/
+6
2022-09-18
clk: renesas: r8a779g0: Add watchdog clock
Geert Uytterhoeven
1
-0
/
+1
2022-04-29
clk: renesas: cpg-mssr: Add support for R-Car V4H
Yoshihiro Shimoda
1
-0
/
+218