index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
renesas
/
r9a07g043-cpg.c
Age
Commit message (
Expand
)
Author
Files
Lines
2024-04-23
clk: renesas: r9a07g043: Add clock and reset entry for PLIC
Lad Prabhakar
1
-0
/
+9
2024-03-26
clk: renesas: r9a07g043: Mark mod_clks and resets arrays as const
Paul Barker
1
-2
/
+2
2024-02-13
clk: renesas: r9a07g04[34]: Fix typo for sel_shdi variable
Claudiu Beznea
1
-3
/
+3
2024-02-13
clk: renesas: r9a07g04[34]: Use SEL_SDHI1_STS status configuration for SD1 mux
Claudiu Beznea
1
-1
/
+1
2024-01-31
clk: renesas: r9a07g043: Add clock and reset entries for CRU
Biju Das
1
-0
/
+31
2023-10-10
clk: renesas: rzg2l: Refactor SD mux driver
Claudiu Beznea
1
-2
/
+10
2023-10-05
clk: renesas: rzg2l: Remove CPG_SDHI_DSEL from generic header
Claudiu Beznea
1
-0
/
+7
2023-07-25
clk: renesas: r9a07g043: Add MTU3a clock and reset entry
Biju Das
1
-0
/
+3
2022-10-26
clk: renesas: r9a07g043: Drop WDT2 clock and reset entry
Lad Prabhakar
1
-5
/
+0
2022-07-05
clk: renesas: r9a07g043: Add support for RZ/Five SoC
Lad Prabhakar
1
-0
/
+32
2022-05-05
clk: renesas: rzg2l: Make use of CLK_MON registers optional
Phil Edworthy
1
-0
/
+2
2022-05-05
clk: renesas: rzg2l: Set HIWORD mask for all mux and dividers
Phil Edworthy
1
-12
/
+6
2022-05-05
clk: renesas: rzg2l: Add read only versions of the clk macros
Phil Edworthy
1
-2
/
+1
2022-05-05
clk: renesas: rzg2l: Move the DEF_MUX array size calc into the macro
Phil Edworthy
1
-6
/
+4
2022-05-05
clk: renesas: r9a07g043: Add clock and reset entries for ADC
Biju Das
1
-0
/
+6
2022-05-05
clk: renesas: r9a07g043: Add TSU clock and reset entry
Biju Das
1
-0
/
+6
2022-05-05
clk: renesas: r9a07g043: Add RSPI clock and reset entries
Biju Das
1
-0
/
+9
2022-05-05
clk: renesas: r9a07g043: Add clock and reset entries for SPI Multi I/O Bus Co...
Biju Das
1
-0
/
+18
2022-04-28
clk: renesas: r9a07g043: Add WDT clock and reset entries
Biju Das
1
-0
/
+10
2022-04-28
clk: renesas: r9a07g043: Add OSTM clock and reset entries
Biju Das
1
-0
/
+9
2022-04-28
clk: renesas: r9a07g043: Add clock and reset entries for CANFD
Biju Das
1
-0
/
+5
2022-04-28
clk: renesas: r9a07g043: Add USB clocks/resets
Biju Das
1
-0
/
+12
2022-04-28
clk: renesas: r9a07g043: Add SSIF-2 clock and reset entries
Biju Das
1
-0
/
+20
2022-04-28
clk: renesas: r9a07g043: Add I2C clocks/resets
Biju Das
1
-0
/
+12
2022-04-13
clk: renesas: r9a07g043: Add SDHI clock and reset entries
Biju Das
1
-0
/
+35
2022-04-13
clk: renesas: r9a07g043: Add GbEthernet clock/reset
Biju Das
1
-0
/
+10
2022-04-13
clk: renesas: r9a07g043: Add ethernet clock sources
Biju Das
1
-0
/
+13
2022-04-13
clk: renesas: r9a07g043: Add GPIO clock and reset entries
Biju Das
1
-0
/
+5
2022-04-13
clk: renesas: Add support for RZ/G2UL SoC
Biju Das
1
-0
/
+157