index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
sunxi-ng
/
ccu-sun50i-h6.c
Age
Commit message (
Expand
)
Author
Files
Lines
2024-05-18
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...
Linus Torvalds
1
-0
/
+1
2024-04-16
clk: sunxi-ng: fix module autoloading
Krzysztof Kozlowski
1
-0
/
+1
2024-04-16
clk: sunxi-ng: h6: Reparent CPUX during PLL CPUX rate change
Jernej Skrabec
1
-2
/
+17
2022-09-29
clk: sunxi-ng: h6: Fix default PLL GPU rate
Jernej Skrabec
1
-2
/
+6
2022-07-08
clk: sunxi-ng: sun50i: h6: Modify GPU clock configuration to support DFS
Roman Stratiienko
1
-3
/
+13
2021-11-22
clk: sunxi-ng: Allow drivers to be built as modules
Samuel Holland
1
-2
/
+5
2021-09-13
clk: sunxi-ng: ccu-sun50i-h6: Make use of the helper function devm_platform_i...
Cai Huoqing
1
-3
/
+1
2021-09-13
clk: sunxi-ng: Prevent unbinding CCUs via sysfs
Samuel Holland
1
-0
/
+1
2021-09-13
clk: sunxi-ng: Unregister clocks/resets when unbinding
Samuel Holland
1
-1
/
+1
2021-01-20
clk: sunxi-ng: h6: Fix clock divider range on some clocks
Andre Przywara
1
-4
/
+4
2021-01-06
clk: sunxi-ng: h6: Fix CEC clock
Andre Przywara
1
-1
/
+1
2019-10-02
clk: sunxi-ng: h6: Allow GPU to change parent rate
Jernej Skrabec
1
-1
/
+1
2019-09-30
clk: sunxi-ng: h6: Use sigma-delta modulation for audio PLL
Jernej Skrabec
1
-6
/
+15
2019-08-21
clk: sunxi-ng: h6: Allow I2S to change parent rate
Jernej Skrabec
1
-4
/
+4
2019-06-22
clk: sunxi-ng: h6: Use local parent references for CLK_FIXED_FACTOR
Chen-Yu Tsai
1
-25
/
+44
2019-05-15
clk: Remove io.h from clk-provider.h
Stephen Boyd
1
-0
/
+1
2019-04-04
clk: sunxi-ng: h6: Allow video & vpu clocks to change parent rate
Jernej Skrabec
1
-3
/
+3
2019-04-03
clk: sunxi-ng: h6: Preset hdmi-cec clock parent
Jernej Skrabec
1
-0
/
+11
2019-03-18
clk: sunxi-ng: Allow DE clock to set parent rate
Jernej Skrabec
1
-1
/
+1
2018-11-05
clk: sunxi-ng: h6: Set video PLLs limits
Jernej Skrabec
1
-0
/
+4
2018-11-05
clk: sunxi-ng: sun50i: h6: Fix MMC clock mux width
Jagan Teki
1
-3
/
+3
2018-09-05
clk: sunxi-ng: sun50i: h6: Add 2x fixed post-divider to MMC module clocks
Icenowy Zheng
1
-20
/
+23
2018-08-27
clk: sunxi-ng: h6: fix PWM gate/reset offset
Rongyi Chen
1
-1
/
+1
2018-08-27
clk: sunxi-ng: h6: fix bus clocks' divider position
Icenowy Zheng
1
-4
/
+4
2018-03-21
clk: sunxi-ng: add missing hdmi-slow clock for H6 CCU
Icenowy Zheng
1
-0
/
+4
2018-03-18
clk: sunxi-ng: add support for the Allwinner H6 CCU
Icenowy Zheng
1
-0
/
+1207