index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
cxl
/
core
/
port.c
Age
Commit message (
Expand
)
Author
Files
Lines
2023-06-26
Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxl
Dan Williams
1
-45
/
+105
2023-06-26
Merge branch 'for-6.5/cxl-perf' into for-6.5/cxl
Dan Williams
1
-0
/
+2
2023-06-26
cxl/memdev: Formalize endpoint port linkage
Dan Williams
1
-2
/
+3
2023-06-26
cxl/port: Rename CXL_DECODER_{EXPANDER, ACCELERATOR} => {HOSTONLYMEM, DEVMEM}
Dan Williams
1
-3
/
+3
2023-06-25
cxl/port: Store the downstream port's Component Register mappings in struct c...
Robert Richter
1
-0
/
+11
2023-06-25
cxl/port: Store the port's Component Register mappings in struct cxl_port
Robert Richter
1
-0
/
+27
2023-06-25
cxl/pci: Early setup RCH dport component registers from RCRB
Robert Richter
1
-0
/
+7
2023-06-25
cxl/port: Remove Component Register base address from struct cxl_dport
Robert Richter
1
-1
/
+0
2023-06-25
cxl: Rename 'uport' to 'uport_dev'
Dan Williams
1
-28
/
+33
2023-06-25
cxl: Rename member @dport of struct cxl_dport to @dport_dev
Robert Richter
1
-10
/
+10
2023-06-25
cxl/rch: Prepare for caching the MMIO mapped PCIe AER capability
Dan Williams
1
-2
/
+2
2023-06-25
cxl/acpi: Probe RCRB later during RCH downstream port creation
Robert Richter
1
-5
/
+16
2023-05-30
cxl/pci: Find and register CXL PMU devices
Jonathan Cameron
1
-0
/
+2
2023-05-20
cxl/port: Fix NULL pointer access in devm_cxl_add_port()
Robert Richter
1
-4
/
+3
2023-04-30
Merge tag 'cxl-for-6.4' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl
Linus Torvalds
1
-1
/
+0
2023-04-27
Merge tag 'driver-core-6.4-rc1' of git://git.kernel.org/pub/scm/linux/kernel/...
Linus Torvalds
1
-1
/
+1
2023-04-18
cxl/core: Drop unused io-64-nonatomic-lo-hi.h
Dan Williams
1
-1
/
+0
2023-04-05
cxl/port: Fix find_cxl_root() for RCDs and simplify it
Dan Williams
1
-31
/
+7
2023-03-23
driver core: bus: mark the struct bus_type for sysfs callbacks as constant
Greg Kroah-Hartman
1
-1
/
+1
2023-02-25
Merge tag 'cxl-for-6.3' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl
Linus Torvalds
1
-40
/
+83
2023-02-11
Merge branch 'for-6.3/cxl-ram-region' into cxl/next
Dan Williams
1
-39
/
+53
2023-02-11
cxl/dax: Create dax devices for CXL RAM regions
Dan Williams
1
-1
/
+3
2023-02-11
tools/testing/cxl: Define a fixed volatile configuration to parse
Dan Williams
1
-0
/
+2
2023-02-11
cxl/region: Add region autodiscovery
Dan Williams
1
-0
/
+2
2023-02-11
cxl/region: Add volatile region creation support
Dan Williams
1
-1
/
+13
2023-02-11
cxl/region: Add a mode attribute for regions
Dan Williams
1
-11
/
+1
2023-02-11
cxl/memdev: Fix endpoint port removal
Dan Williams
1
-26
/
+32
2023-01-27
driver core: make struct bus_type.uevent() take a const *
Greg Kroah-Hartman
1
-4
/
+4
2023-01-27
cxl: fix spelling mistakes
Randy Dunlap
1
-1
/
+1
2023-01-26
cxl/port: Link the 'parent_dport' in portX/ and endpointX/ sysfs
Dan Williams
1
-0
/
+29
2022-12-05
Merge branch 'for-6.2/cxl-xor' into for-6.2/cxl
Dan Williams
1
-3
/
+6
2022-12-05
Merge branch 'for-6.2/cxl-aer' into for-6.2/cxl
Dan Williams
1
-1
/
+1
2022-12-05
cxl/port: Add RCD endpoint port enumeration
Dan Williams
1
-0
/
+7
2022-12-05
cxl/mem: Move devm_cxl_add_endpoint() from cxl_core to cxl_mem
Dan Williams
1
-39
/
+0
2022-12-04
cxl/acpi: Support CXL XOR Interleave Math (CXIMS)
Alison Schofield
1
-3
/
+6
2022-12-04
cxl/core/regs: Make cxl_map_{component, device}_regs() device generic
Dan Williams
1
-1
/
+1
2022-12-03
cxl/acpi: Extract component registers of restricted hosts from RCRB
Robert Richter
1
-6
/
+47
2022-12-03
cxl/acpi: Move rescan to the workqueue
Dan Williams
1
-2
/
+17
2022-11-14
cxl: Unify debug messages when calling devm_cxl_add_dport()
Robert Richter
1
-14
/
+34
2022-11-14
cxl: Unify debug messages when calling devm_cxl_add_port()
Robert Richter
1
-12
/
+39
2022-11-05
cxl/region: Fix 'distance' calculation with passthrough ports
Dan Williams
1
-2
/
+9
2022-08-02
cxl/region: Delete 'region' attribute from root decoders
Dan Williams
1
-1
/
+2
2022-07-26
cxl/region: Introduce cxl_pmem_region objects
Dan Williams
1
-0
/
+2
2022-07-26
cxl/region: Add region driver boiler plate
Dan Williams
1
-0
/
+9
2022-07-25
cxl/hdm: Commit decoder state to hardware
Dan Williams
1
-0
/
+1
2022-07-25
cxl/region: Program target lists
Dan Williams
1
-3
/
+1
2022-07-25
cxl/region: Attach endpoint decoders
Dan Williams
1
-7
/
+3
2022-07-25
cxl/acpi: Add a host-bridge index lookup mechanism
Dan Williams
1
-0
/
+16
2022-07-25
cxl/region: Enable the assignment of endpoint decoders to regions
Dan Williams
1
-0
/
+9
2022-07-22
cxl/region: Add region creation support
Ben Widawsky
1
-0
/
+39
[next]