summaryrefslogtreecommitdiff
path: root/drivers/cxl
AgeCommit message (Expand)AuthorFilesLines
2023-04-23cxl/trace: Add TRACE support for CXL media-error recordsAlison Schofield3-1/+102
2023-04-23cxl/mbox: Add GET_POISON_LIST mailbox commandAlison Schofield2-0/+101
2023-04-23cxl/mbox: Initialize the poison stateAlison Schofield3-2/+117
2023-04-23cxl/mbox: Restrict poison cmds to debugfs cxl_raw_allow_allAlison Schofield1-0/+6
2023-04-23cxl/mbox: Deprecate poison commandsDan Williams1-5/+0
2023-04-23cxl/port: Fix port to pci device assumptions in read_cdat_data()Dan Williams1-6/+7
2023-04-18cxl/pci: Rightsize CDAT response allocationLukas Wunner1-17/+19
2023-04-18cxl/pci: Simplify CDAT retrieval error pathDave Jiang1-11/+12
2023-04-18cxl/pci: Use CDAT DOE mailbox created by PCI coreLukas Wunner3-74/+5
2023-04-18cxl/pci: Use synchronous API for DOELukas Wunner1-44/+22
2023-04-18cxl/hdm: Add more HDM decoder debug messages at startupDan Williams1-0/+12
2023-04-18cxl/port: Scan single-target ports for decodersDan Williams2-7/+16
2023-04-18cxl/core: Drop unused io-64-nonatomic-lo-hi.hDan Williams2-2/+0
2023-04-18cxl/hdm: Use 4-byte reads to retrieve HDM decoder base+limitDan Williams1-7/+13
2023-04-18cxl/hdm: Fail upon detecting 0-sized decodersDan Williams1-3/+12
2023-04-05Merge branch 'for-6.3/cxl-doe-fixes' into for-6.3/cxlDan Williams2-15/+37
2023-04-05cxl/hdm: Extend DVSEC range register emulation for region enumerationDan Williams1-5/+22
2023-04-05cxl/hdm: Limit emulation to the number of range registersDan Williams1-36/+46
2023-04-05cxl/region: Move coherence tracking into cxl_region_attach()Dan Williams1-2/+1
2023-04-05cxl/region: Fix region setup/teardown for RCDsDan Williams1-1/+27
2023-04-05cxl/port: Fix find_cxl_root() for RCDs and simplify itDan Williams5-38/+14
2023-04-05cxl/hdm: Skip emulation when driver manages mem_enableDan Williams3-15/+22
2023-04-05cxl/hdm: Fix double allocation of @cxlhdmDan Williams1-28/+6
2023-04-04cxl/pci: Handle excessive CDAT lengthLukas Wunner1-0/+3
2023-04-04cxl/pci: Handle truncated CDAT entriesLukas Wunner2-4/+23
2023-04-04cxl/pci: Handle truncated CDAT headerLukas Wunner1-1/+1
2023-03-23driver core: bus: mark the struct bus_type for sysfs callbacks as constantGreg Kroah-Hartman1-1/+1
2023-03-21cxl/pci: Fix CDAT retrieval on big endianLukas Wunner1-13/+13
2023-02-25Merge tag 'cxl-for-6.3' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxlLinus Torvalds18-429/+2777
2023-02-24Merge tag 'driver-core-6.3-rc1' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds4-9/+9
2023-02-17Merge branch 'for-6.3/cxl-events' into cxl/nextDan Williams4-51/+67
2023-02-17cxl/mem: Add kdoc param for event log driver stateAlison Schofield1-0/+1
2023-02-17cxl/trace: Add serial number to trace pointsIra Weiny1-10/+18
2023-02-17cxl/trace: Add host output to trace pointsIra Weiny1-10/+21
2023-02-17cxl/trace: Standardize device information outputIra Weiny3-48/+44
2023-02-15Merge branch 'for-6.3/cxl-rr-emu' into cxl/nextDan Williams6-138/+231
2023-02-15cxl/pci: Remove locked check for dvsec_range_allowed()Dave Jiang1-2/+0
2023-02-15cxl/hdm: Add emulation when HDM decoders are not committedDave Jiang1-0/+29
2023-02-15cxl/hdm: Create emulated cxl_hdm for devices that do not have HDM decodersDave Jiang4-15/+57
2023-02-15cxl/hdm: Emulate HDM decoder from DVSEC range registersDave Jiang4-6/+37
2023-02-15cxl/pci: Refactor cxl_hdm_decode_init()Dave Jiang1-81/+54
2023-02-15cxl/port: Export cxl_dvsec_rr_decode() to cxl_portDave Jiang5-31/+36
2023-02-15cxl/pci: Break out range register decoding from cxl_hdm_decode_init()Dave Jiang1-24/+40
2023-02-15Merge branch 'for-6.3/cxl' into cxl/nextDan Williams2-8/+63
2023-02-15Merge branch 'for-6.3/cxl-ram-region' into cxl/nextDan Williams1-3/+2
2023-02-15cxl: add RAS status unmasking for CXLDave Jiang2-0/+66
2023-02-15cxl: remove unnecessary calling of pci_enable_pcie_error_reporting()Dave Jiang1-11/+0
2023-02-14cxl: avoid returning uninitialized error codeArnd Bergmann1-3/+2
2023-02-14cxl/pmem: Fix nvdimm registration racesDan Williams1-0/+1
2023-02-11Merge branch 'for-6.3/cxl-ram-region' into cxl/nextDan Williams11-161/+1014
generated by cgit v1.2.3 (git 2.39.0) at 2024-08-27 21:53:38 +0300