index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
gpu
/
drm
/
i915
/
intel_ddi.c
Age
Commit message (
Expand
)
Author
Files
Lines
2012-12-10
drm/i915: set the LPT FDI RX polarity reversal bit when needed
Paulo Zanoni
1
-0
/
+2
2012-12-08
drm/i915: fix hsw_fdi_link_train "retry" code
Paulo Zanoni
1
-16
/
+27
2012-11-21
drm/i915: fix intel_ddi_get_cdclk_freq for ULT machines
Paulo Zanoni
1
-0
/
+2
2012-11-21
drm/i915: Enable DP audio for Haswell
Takashi Iwai
1
-0
/
+9
2012-11-12
drm/i915: fix Haswell FDI link disable path
Paulo Zanoni
1
-0
/
+26
2012-11-12
drm/i915: fix Haswell FDI link training code
Paulo Zanoni
1
-49
/
+70
2012-11-12
drm/i915: set the correct number of FDI lanes on Haswell
Paulo Zanoni
1
-2
/
+3
2012-11-12
drm/i915: create the DDI encoder
Paulo Zanoni
1
-37
/
+106
2012-11-12
drm/i915: add intel_ddi_connector_get_hw_state
Paulo Zanoni
1
-0
/
+40
2012-11-12
drm/i915: add port field to intel_digital_port
Paulo Zanoni
1
-13
/
+10
2012-10-26
drm/i915: enable DDI eDP
Paulo Zanoni
1
-1
/
+1
2012-10-26
drm/i915: turn the eDP DDI panel on/off
Paulo Zanoni
1
-2
/
+16
2012-10-26
drm/i915: set/unset the DDI eDP backlight
Paulo Zanoni
1
-2
/
+13
2012-10-26
drm/i915: set the correct eDP aux channel clock divider on DDI
Paulo Zanoni
1
-1
/
+1
2012-10-26
drm/i915: select the correct pipe when using TRANSCODER_EDP
Paulo Zanoni
1
-0
/
+17
2012-10-26
drm/i915: convert PIPE_MSA_MISC to transcoder
Paulo Zanoni
1
-9
/
+9
2012-10-26
drm/i915: convert DDI_FUNC_CTL to transcoder
Paulo Zanoni
1
-37
/
+64
2012-10-26
drm/i915: convert PIPE_CLK_SEL to transcoder
Paulo Zanoni
1
-2
/
+8
2012-10-18
drm/i915: implement Haswell DP link train sequence
Paulo Zanoni
1
-2
/
+51
2012-10-18
drm/i915: add DP support to intel_ddi_disable_port
Paulo Zanoni
1
-1
/
+10
2012-10-18
drm/i915: add DP support to intel_ddi_mode_set
Paulo Zanoni
1
-17
/
+44
2012-10-18
drm/i915: add DP support to intel_enable_ddi
Paulo Zanoni
1
-9
/
+12
2012-10-18
drm/i915: add DP support to intel_ddi_get_hw_state
Paulo Zanoni
1
-4
/
+4
2012-10-18
drm/i915: add DP support to intel_ddi_get_encoder_port
Paulo Zanoni
1
-3
/
+9
2012-10-18
drm/i915: add DP support to intel_ddi_pll_mode_set
Paulo Zanoni
1
-1
/
+24
2012-10-18
drm/i915: add intel_ddi_set_pipe_settings
Paulo Zanoni
1
-0
/
+34
2012-10-17
drm/i915: add DP support to intel_ddi_enable_pipe_func
Paulo Zanoni
1
-4
/
+30
2012-10-12
drm/i915: Fix the SCC/SSC typo in the SPLL bits definition
Damien Lespiau
1
-1
/
+1
2012-10-11
drm/i915: disable DDI_BUF_CTL at the correct time
Paulo Zanoni
1
-10
/
+23
2012-10-10
drm/i915: don't rely on previous values set on DDI_BUF_CTL
Paulo Zanoni
1
-5
/
+1
2012-10-10
drm/i915: completely rewrite the Haswell PLL handling code
Paulo Zanoni
1
-53
/
+210
2012-10-10
drm/i915: enable and disable PIPE_CLK_SEL at the right time
Paulo Zanoni
1
-4
/
+33
2012-10-10
drm/i915: enable and disable DDI_FUNC_CTL at the right time
Paulo Zanoni
1
-19
/
+64
2012-10-10
drm/i915: rewrite the LCPLL code
Paulo Zanoni
1
-6
/
+31
2012-09-06
drm/i915/hdmi: implement get_hw_state
Daniel Vetter
1
-0
/
+29
2012-09-06
drm/i915/hdmi: convert to encoder->disable/enable
Daniel Vetter
1
-11
/
+19
2012-08-17
drm/i915: write eld info for HDMI audio
Wang Xingchao
1
-1
/
+5
2012-08-10
drm/i915: try harder to find WR PLL clock settings
Paulo Zanoni
1
-22
/
+17
2012-08-09
drm/i915: completely reset the value of DDI_FUNC_CTL
Paulo Zanoni
1
-6
/
+1
2012-08-09
drm/i915: correctly set the DDI_FUNC_CTL bpc field
Paulo Zanoni
1
-6
/
+20
2012-08-09
drm/i915: set the DDI sync polarity bits
Paulo Zanoni
1
-0
/
+6
2012-08-09
drm/i915: fix pipe DDI mode select
Paulo Zanoni
1
-1
/
+6
2012-07-25
drm/i915: add port parameter to intel_hdmi_init
Daniel Vetter
1
-1
/
+1
2012-07-05
drm/i915: program FDI_RX TP and FDI delays
Eugeni Dodonov
1
-0
/
+9
2012-05-30
drm/i915: add set_infoframes to struct intel_hdmi
Paulo Zanoni
1
-2
/
+1
2012-05-20
drm/i915: prepare HDMI link for Haswell
Eugeni Dodonov
1
-0
/
+116
2012-05-20
drm/i915: add WR PLL programming table
Eugeni Dodonov
1
-0
/
+388
2012-05-20
drm/i915: detect digital outputs on Haswell
Eugeni Dodonov
1
-0
/
+29
2012-05-20
drm/i915: support DDI training in FDI mode
Eugeni Dodonov
1
-0
/
+115
2012-05-20
drm/i915: initialize DDI buffer translations
Eugeni Dodonov
1
-0
/
+107