summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/nouveau/core/engine/fifo/nv84.c
AgeCommit message (Expand)AuthorFilesLines
2015-01-22drm/nouveau: remove symlinks, move core/ to nvkm/ (no code changes)Ben Skeggs1-481/+0
2015-01-22drm/nouveau/core: rename subclass.base to subclass.superclassBen Skeggs1-2/+2
2014-08-09drm/nouveau/fifo: implement nvif event sourceBen Skeggs1-13/+3
2014-08-09drm/nouveau/fifo: allow direct access to channel control registers where poss...Ben Skeggs1-0/+2
2014-08-09drm/nouveau/fifo: audit and version fifo channel classesBen Skeggs1-17/+37
2014-08-09drm/nouveau/core: rework event interfaceBen Skeggs1-9/+28
2014-06-11drm/nouveau/core: allow event source to handle multiple event types per indexBen Skeggs1-2/+2
2013-12-03drm/nouveau/fifo: Hook up pause and resume for NV50 and NV84+Roy Spliet1-0/+3
2013-11-08drm/nouveau/fifo: make external class definitions into pointersBen Skeggs1-2/+2
2013-11-08drm/nouveau/vic: rename PUNK1C1 to PVICBen Skeggs1-3/+3
2013-09-04drm/nouveau/vdec: implement support for VP3 enginesIlia Mirkin1-0/+2
2013-09-04drm/nouveau/core: get rid of math.h, replace log2i with order_base_2Ilia Mirkin1-2/+1
2013-07-01drm/nouveau/bsp/nv84: initial vp2 engine implementationIlia Mirkin1-0/+2
2013-07-01drm/nouveau/vp/nv84: initial vp2 engine implementationIlia Mirkin1-0/+2
2013-04-26drm/nv50-/fifo: use parent as self for subobjectsBen Skeggs1-10/+12
2013-02-20drm/nouveau/fifo/nv84: support user event triggerBen Skeggs1-0/+19
2013-02-20drm/nouveau: report channel owner in error messagesMarcin Slusarz1-1/+2
2012-11-29drm/nouveau/fifo: trigger engine context unload before zeroing context pointerBen Skeggs1-8/+8
2012-11-29drm/nouveau/core: fix the assumption that NVDEV_XXXX is always under 32Martin Peres1-22/+22
2012-10-03drm/nouveau: quiet some static-related sparse noiseMarcin Slusarz1-1/+1
2012-10-03drm/nouveau/fifo: use defines instead of hardcoded class idsBen Skeggs1-2/+2
2012-10-03drm/nv84/fifo: add support for dma channel classBen Skeggs1-7/+79
2012-10-03drm/nouveau/core: have fifo store a unique context identifier at attach timeBen Skeggs1-0/+1
2012-10-03drm/nv84/fifo: mask only the engine we're waiting on for channel unloadBen Skeggs1-6/+10
2012-10-03drm/nve0/fifo: support engine selection when creating fifo channelsBen Skeggs1-1/+1
2012-10-03drm/nouveau: port all engines to new engine module formatBen Skeggs1-198/+292
2012-10-03drm/nouveau/instmem: completely new implementation, as a subdev moduleBen Skeggs1-13/+12
2012-10-03drm/nouveau: restructure source tree, split core from drm implementationBen Skeggs1-0/+250
generated by cgit v1.2.3 (git 2.39.0) at 2024-08-07 08:01:22 +0300