summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/xe/regs
AgeCommit message (Expand)AuthorFilesLines
2023-12-21drm/xe/pmu: Remove PMU from Xe till uapi is finalizedAshutosh Dixit1-5/+0
2023-12-21drm/xe: Re-sort GT register headerMatt Roper1-38/+38
2023-12-21drm/xe: Define interrupt vector bits with the interrupt registersMatt Roper2-6/+5
2023-12-21drm/xe: Move GSC HECI base offsets out of register headerMatt Roper1-4/+0
2023-12-21drm/xe: Move engine base offsets to engine register headerMatt Roper2-28/+33
2023-12-21drm/xe: Fix whitespace in register definitionsMatt Roper2-5/+5
2023-12-21drm/xe: Move some per-engine register definitions to the engine headerMatt Roper3-21/+21
2023-12-21drm/xe: Drop "_REG" suffix from CSFE_CHICKEN1Matt Roper1-5/+4
2023-12-21drm/xe/xe2: Updates on XY_CTRL_SURF_COPY_BLTHimal Prasad Ghimiray1-3/+2
2023-12-21drm/xe/xe2: Modify main memory to ccs memory ratio.Himal Prasad Ghimiray1-1/+1
2023-12-21drm/xe/xe2: Determine bios enablement for flat ccs on igfxHimal Prasad Ghimiray1-0/+3
2023-12-21drm/xe: Remove duplicate RING_MAX_NONPRIV_SLOTS definitionMatt Roper1-1/+0
2023-12-21drm/xe: Add frequency throttle reasons sysfs attributesSujaritha Sundaresan1-0/+12
2023-12-21drm/xe/pf: Introduce Local Memory Translation TableMichal Wajdeczko1-0/+17
2023-12-21drm/xe: Enable Fixed CCS mode settingNiranjana Vishwanathapura1-0/+14
2023-12-21drm/xe/xe2: Add workaround 18032095049 and 16021639441Tejas Upadhyay1-0/+5
2023-12-21drm/xe/xe2: Add workaround 14019988906Tejas Upadhyay1-0/+1
2023-12-21drm/xe/huc: Prepare for 2-step HuC authenticationDaniele Ceraolo Spurio1-0/+2
2023-12-21drm/xe: Expand XE_REG_OPTION_MASKED documentationLucas De Marchi1-1/+10
2023-12-21drm/xe/xe2: Add workaround 16020292621Tejas Upadhyay1-0/+1
2023-12-21drm/xe: Manually setup C6 when skip_guc_pc is setVinay Belgaumkar1-0/+4
2023-12-21drm/xe: explicitly set GGTT access for GuC DMAFei Yang1-0/+1
2023-12-21drm/xe/gsc: Implement WA 14015076503Daniele Ceraolo Spurio1-0/+10
2023-12-21drm/xe/gsc: GSC FW loadDaniele Ceraolo Spurio1-0/+29
2023-12-21drm/xe/xe2: Add workaround 14020013138Tejas Upadhyay1-0/+3
2023-12-21drm/xe/dg2: Drop Wa_22014600077Matt Roper1-1/+0
2023-12-21drm/xe/xe2: Add workaround 14019449301Tejas Upadhyay1-0/+3
2023-12-21drm/xe/display: Implement display supportMaarten Lankhorst2-14/+1
2023-12-21drm/xe: Raise GT frequency before GuC/HuC loadVinay Belgaumkar1-0/+5
2023-12-21drm/xe/gsc: enable pvc supportAlexander Usyskin1-0/+1
2023-12-21drm/xe/xelpmp: Add Wa_16021867713Gustavo Sousa1-0/+3
2023-12-21drm/xe: implement driver initiated function-resetAndrzej Hajda1-0/+7
2023-12-21drm/xe: Add Wa_14019821291Matt Roper1-0/+2
2023-12-21drm/xe/hwmon: Expose power1_max_intervalBadal Nilawar1-0/+8
2023-12-21drm/xe/xelpmp: Extend Wa_22016670082 to Xe_LPM+Shekhar Chauhan1-0/+1
2023-12-21drm/xe/mocs: MOCS registers are multicast on Xe_HP and beyondMatt Roper1-2/+4
2023-12-21drm/xe: Add performance tuning settings for MTL and Xe2Shekhar Chauhan1-0/+2
2023-12-21drm/xe/xe2: Add initial workaroundsDnyaneshwar Bhadane1-0/+24
2023-12-21drm/xe: Extract MI_* instructions to their own headerMatt Roper1-41/+0
2023-12-21drm/xe: Clarify number of dwords/qwords stored by MI_STORE_DATA_IMMMatt Roper1-0/+3
2023-12-21drm/xe: Separate number of registers from MI_LRI opcodeMatt Roper1-1/+3
2023-12-21drm/xe: Make MI_FLUSH_DW immediate size more explicitMatt Roper1-1/+4
2023-12-21drm/xe/gsc: add HECI2 register offsetsVitaly Lubart1-0/+4
2023-12-21drm/xe: add 28-bit address support in struct xe_regKoby Elbaz1-1/+15
2023-12-21drm/xe: add gt tuning for indirect stateMatt Atwood1-0/+1
2023-12-21drm/xe: Remove devcoredump readout of IPEIRJosé Roberto de Souza1-2/+0
2023-12-21drm/xe: Fix devcoredump readout of IPEHRJosé Roberto de Souza1-1/+0
2023-12-21drm/xe/hwmon: Expose hwmon energy attributeBadal Nilawar2-0/+5
2023-12-21drm/xe/hwmon: Expose input voltage attributeBadal Nilawar1-0/+3
2023-12-21drm/xe/hwmon: Expose power attributesBadal Nilawar2-0/+37