index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
staging
/
rtl8192e
/
rtl819x_TS.h
Age
Commit message (
Expand
)
Author
Files
Lines
2023-12-18
Staging: rtl8192e: rename linked list reference: List
Tree Davies
1
-1
/
+1
2023-11-27
Staging: rtl8192e: Rename variable TsCommonInfo
Tree Davies
1
-1
/
+1
2023-11-27
Staging: rtl8192e: Rename variable TsAddBaTimer
Tree Davies
1
-1
/
+1
2023-11-27
Staging: rtl8192e: Rename variable TxCurSeq
Tree Davies
1
-1
/
+1
2023-11-27
Staging: rtl8192e: Rename variable TxPendingBARecord
Tree Davies
1
-1
/
+1
2023-11-27
Staging: rtl8192e: Rename variable TxAdmittedBARecord
Tree Davies
1
-1
/
+1
2023-11-27
Staging: rtl8192e: Rename variable TSpec
Tree Davies
1
-1
/
+1
2023-11-23
Staging: rtl8192e: Rename variable bDisable_AddBa
Tree Davies
1
-1
/
+1
2023-11-23
Staging: rtl8192e: Rename variable bUsingBa
Tree Davies
1
-1
/
+1
2023-11-23
Staging: rtl8192e: Rename variable bAddBaReqDelayed
Tree Davies
1
-1
/
+1
2023-11-23
Staging: rtl8192e: Rename variable bAddBaReqInProgress
Tree Davies
1
-1
/
+1
2023-10-27
staging: rtl8192e: Remove unused constants starting with MAX_RX_QUEUE
Philipp Hortmann
1
-1
/
+0
2023-10-25
staging: rtl8192e: Remove unused variables TClasProc and TClasNum
Philipp Hortmann
1
-2
/
+0
2023-10-25
staging: rtl8192e: Remove unused union qos_tclas
Philipp Hortmann
1
-1
/
+0
2023-10-25
staging: rtl8192e: Replace union qos_tsinfo with embedded struct
Philipp Hortmann
1
-1
/
+1
2023-10-25
staging: rtl8192e: Replace union tspec_body including embedded struct
Philipp Hortmann
1
-1
/
+1
2023-09-26
Staging: rtl8192e: Rename variable Addr
Tree Davies
1
-1
/
+1
2023-07-27
staging: rtl8192e: Remove unused timer InactTimer
Philipp Hortmann
1
-1
/
+0
2023-07-27
staging: rtl8192e: Remove unused timer SetupTimer
Philipp Hortmann
1
-1
/
+0
2023-06-15
staging: rtl8192e: remove blank lines
Michael Straube
1
-2
/
+0
2021-03-10
staging: rtl8192e: reformat rx_ts_record struct
William Durand
1
-7
/
+7
2021-03-10
staging: rtl8192e: rename RxLastFragNum to rx_last_frag_num in rx_ts_record s...
William Durand
1
-1
/
+1
2021-03-10
staging: rtl8192e: rename RxLastSeqNum to rx_last_seq_num in rx_ts_record struct
William Durand
1
-1
/
+1
2021-03-10
staging: rtl8192e: rename RxAdmittedBARecord to rx_admitted_ba_record in rx_t...
William Durand
1
-1
/
+1
2021-03-10
staging: rtl8192e: rename RxPktPendingTimer to rx_pkt_pending_timer in rx_ts_...
William Durand
1
-1
/
+1
2021-03-10
staging: rtl8192e: rename RxPendingPktList to rx_pending_pkt_list in rx_ts_re...
William Durand
1
-1
/
+1
2021-03-10
staging: rtl8192e: rename RxTimeoutIndicateSeq to rx_timeout_indicate_seq in ...
William Durand
1
-1
/
+1
2021-03-10
staging: rtl8192e: rename RxIndicateSeq to rx_indicate_seq in rx_ts_record st...
William Durand
1
-1
/
+1
2021-03-10
staging: rtl8192e: rename TsCommonInfo to ts_common_info in rx_ts_record struct
William Durand
1
-1
/
+1
2019-04-03
staging: rtl8192e: add proper SPDX identifiers on files that did not have them.
Greg Kroah-Hartman
1
-12
/
+4
2017-03-23
Staging: rtl8192e - fixed style of block comments
Derek Robson
1
-1
/
+1
2015-09-29
staging: rtl8192e: Fix FSF_MAILING_ADDRESS warnings
Mateusz Kulikowski
1
-4
/
+0
2015-07-15
staging: rtl8192e: Remove unused defines
Mateusz Kulikowski
1
-2
/
+0
2015-06-18
Staging: rtl8192e: Timer setup using macro rather assignment
Gnanachandran Dhanapal
1
-1
/
+0
2015-06-01
staging: rtl8192e: Make ethernet addresses properly aligned
Mateusz Kulikowski
1
-1
/
+1
2011-08-25
staging: rtl8192e: Cleanup checkpatch -f warnings and errors - Part VI
Larry Finger
1
-0
/
+2
2011-08-24
staging: rtl8192e: Convert typedef TR_SELECT to enum tr_select
Larry Finger
1
-2
/
+2
2011-08-24
staging: rtl8192e: Convert typedef QOS_TCLAS to union qos_tclas
Larry Finger
1
-1
/
+1
2011-08-24
staging: rtl8192e: Convert typedef TSPEC_BODY to union tspec_body
Larry Finger
1
-1
/
+1
2011-08-24
staging: rtl8192e: Convert typedef BA_RECORD to struct ba_record
Larry Finger
1
-3
/
+3
2011-08-24
staging: rtl8192e: Convert typedef TS_COMMON_INFO to struct ts_common_info
Larry Finger
1
-4
/
+4
2011-08-24
staging: rtl8192e: Convert typedef RX_TS_RECORD to struct rx_ts_record
Larry Finger
1
-2
/
+2
2011-08-24
staging: rtl8192e: Convert typedef TX_TS_RECORD to struct tx_ts_record
Larry Finger
1
-2
/
+2
2011-08-24
From: wlanfae <wlanfae@realtek.com>
Larry Finger
1
-0
/
+71