summaryrefslogtreecommitdiff
path: root/include/sbi/riscv_io.h
diff options
context:
space:
mode:
authorOlof Johansson <olof@lixom.net>2019-04-11 03:41:52 +0300
committerAnup Patel <anup@brainfault.org>2019-04-24 07:19:46 +0300
commit10baa64c02f6746fd506136e0693aa2d592574fb (patch)
treeda00e48f0cb5d1434cbc7c31bb6ca15efa7d4564 /include/sbi/riscv_io.h
parentfbf986ac2a0b926ae97e6796b87e366610d7589e (diff)
downloadopensbi-10baa64c02f6746fd506136e0693aa2d592574fb.tar.xz
all: run clang-format and update checked-in files
Noisy commit, no functional changes. Generated with an current upstream clang-format and: clang-format -i $(find . -name \*.[ch]) Signed-off-by: Olof Johansson <olof@lixom.net>
Diffstat (limited to 'include/sbi/riscv_io.h')
-rw-r--r--include/sbi/riscv_io.h16
1 files changed, 8 insertions, 8 deletions
diff --git a/include/sbi/riscv_io.h b/include/sbi/riscv_io.h
index e4bdc27..4913232 100644
--- a/include/sbi/riscv_io.h
+++ b/include/sbi/riscv_io.h
@@ -15,23 +15,23 @@
static inline void __raw_writeb(u8 val, volatile void *addr)
{
- asm volatile("sb %0, 0(%1)" : : "r" (val), "r" (addr));
+ asm volatile("sb %0, 0(%1)" : : "r"(val), "r"(addr));
}
static inline void __raw_writew(u16 val, volatile void *addr)
{
- asm volatile("sh %0, 0(%1)" : : "r" (val), "r" (addr));
+ asm volatile("sh %0, 0(%1)" : : "r"(val), "r"(addr));
}
static inline void __raw_writel(u32 val, volatile void *addr)
{
- asm volatile("sw %0, 0(%1)" : : "r" (val), "r" (addr));
+ asm volatile("sw %0, 0(%1)" : : "r"(val), "r"(addr));
}
#if __riscv_xlen != 32
static inline void __raw_writeq(u64 val, volatile void *addr)
{
- asm volatile("sd %0, 0(%1)" : : "r" (val), "r" (addr));
+ asm volatile("sd %0, 0(%1)" : : "r"(val), "r"(addr));
}
#endif
@@ -39,7 +39,7 @@ static inline u8 __raw_readb(const volatile void *addr)
{
u8 val;
- asm volatile("lb %0, 0(%1)" : "=r" (val) : "r" (addr));
+ asm volatile("lb %0, 0(%1)" : "=r"(val) : "r"(addr));
return val;
}
@@ -47,7 +47,7 @@ static inline u16 __raw_readw(const volatile void *addr)
{
u16 val;
- asm volatile("lh %0, 0(%1)" : "=r" (val) : "r" (addr));
+ asm volatile("lh %0, 0(%1)" : "=r"(val) : "r"(addr));
return val;
}
@@ -55,7 +55,7 @@ static inline u32 __raw_readl(const volatile void *addr)
{
u32 val;
- asm volatile("lw %0, 0(%1)" : "=r" (val) : "r" (addr));
+ asm volatile("lw %0, 0(%1)" : "=r"(val) : "r"(addr));
return val;
}
@@ -64,7 +64,7 @@ static inline u64 __raw_readq(const volatile void *addr)
{
u64 val;
- asm volatile("ld %0, 0(%1)" : "=r" (val) : "r" (addr));
+ asm volatile("ld %0, 0(%1)" : "=r"(val) : "r"(addr));
return val;
}
#endif