1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
|
/*
* SPDX-License-Identifier: BSD-2-Clause
*
* Copyright (c) 2019 Western Digital Corporation or its affiliates.
*
* Authors:
* Damien Le Moal <damien.lemoal@wdc.com>
*/
#include <sbi/riscv_asm.h>
#include <sbi/riscv_encoding.h>
#include <sbi/sbi_console.h>
#include <sbi/sbi_const.h>
#include <sbi/sbi_platform.h>
#include <sbi_utils/irqchip/plic.h>
#include <sbi_utils/serial/sifive-uart.h>
#include <sbi_utils/sys/clint.h>
#include "platform.h"
static u32 k210_get_clk_freq(void)
{
u32 clksel0, pll0;
u64 pll0_freq, clkr0, clkf0, clkod0, div;
/*
* If the clock selector is not set, use the base frequency.
* Otherwise, use PLL0 frequency with a frequency divisor.
*/
clksel0 = k210_read_sysreg(K210_CLKSEL0);
if (!(clksel0 & 0x1))
return K210_CLK0_FREQ;
/*
* Get PLL0 frequency:
* freq = base frequency * clkf0 / (clkr0 * clkod0)
*/
pll0 = k210_read_sysreg(K210_PLL0);
clkr0 = 1 + (pll0 & 0x0000000f);
clkf0 = 1 + ((pll0 & 0x000003f0) >> 4);
clkod0 = 1 + ((pll0 & 0x00003c00) >> 10);
pll0_freq = clkf0 * K210_CLK0_FREQ / (clkr0 * clkod0);
/* Get the frequency divisor from the clock selector */
div = 2ULL << ((clksel0 & 0x00000006) >> 1);
return pll0_freq / div;
}
static int k210_console_init(void)
{
return sifive_uart_init(K210_UART_BASE_ADDR, k210_get_clk_freq(),
K210_UART_BAUDRATE);
}
static int k210_irqchip_init(bool cold_boot)
{
int rc;
u32 hartid = current_hartid();
if (cold_boot) {
rc = plic_cold_irqchip_init(K210_PLIC_BASE_ADDR,
K210_PLIC_NUM_SOURCES);
if (rc)
return rc;
}
return plic_warm_irqchip_init(hartid * 2, hartid * 2 + 1);
}
static int k210_ipi_init(bool cold_boot)
{
int rc;
if (cold_boot) {
rc = clint_cold_ipi_init(K210_CLINT_BASE_ADDR,
K210_HART_COUNT);
if (rc)
return rc;
}
return clint_warm_ipi_init();
}
static int k210_timer_init(bool cold_boot)
{
int rc;
if (cold_boot) {
rc = clint_cold_timer_init(K210_CLINT_BASE_ADDR,
K210_HART_COUNT, TRUE);
if (rc)
return rc;
}
return clint_warm_timer_init();
}
static int k210_system_reset(u32 type)
{
/* For now nothing to do. */
sbi_printf("System reset\n");
return 0;
}
const struct sbi_platform_operations platform_ops = {
.console_init = k210_console_init,
.console_putc = sifive_uart_putc,
.console_getc = sifive_uart_getc,
.irqchip_init = k210_irqchip_init,
.ipi_init = k210_ipi_init,
.ipi_send = clint_ipi_send,
.ipi_clear = clint_ipi_clear,
.timer_init = k210_timer_init,
.timer_value = clint_timer_value,
.timer_event_stop = clint_timer_event_stop,
.timer_event_start = clint_timer_event_start,
.system_reset = k210_system_reset
};
const struct sbi_platform platform = {
.opensbi_version = OPENSBI_VERSION,
.platform_version = SBI_PLATFORM_VERSION(0x0, 0x01),
.name = "Kendryte K210",
.features = SBI_PLATFORM_HAS_TIMER_VALUE,
.hart_count = K210_HART_COUNT,
.hart_stack_size = SBI_PLATFORM_DEFAULT_HART_STACK_SIZE,
.platform_ops_addr = (unsigned long)&platform_ops
};
|
