diff options
| author | Elaine Zhang <zhangqing@rock-chips.com> | 2021-10-12 11:43:00 +0300 |
|---|---|---|
| committer | Kever Yang <kever.yang@rock-chips.com> | 2021-10-15 15:57:31 +0300 |
| commit | f2cdd44adb9f06f455185b4882cfd91e8d75d58a (patch) | |
| tree | 089bd253b6b62f1c75c355d0f2bfdc0e56e1e48c /arch/arm/include/asm/arch-rockchip | |
| parent | 24c627b57a090b141a3088208e3f70b6f28dc3d8 (diff) | |
| download | u-boot-f2cdd44adb9f06f455185b4882cfd91e8d75d58a.tar.xz | |
clk: rockchip: rk3568: update clks
fix up ppll init freq.
support tclk_emmc.
add freq (26M) for mmc device.
fix up the sfc clk rate unit error.
Change in V2:
remove change id.
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
Diffstat (limited to 'arch/arm/include/asm/arch-rockchip')
| -rw-r--r-- | arch/arm/include/asm/arch-rockchip/cru_rk3568.h | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/include/asm/arch-rockchip/cru_rk3568.h b/arch/arm/include/asm/arch-rockchip/cru_rk3568.h index 6c59033f03..399f19ad21 100644 --- a/arch/arm/include/asm/arch-rockchip/cru_rk3568.h +++ b/arch/arm/include/asm/arch-rockchip/cru_rk3568.h @@ -14,7 +14,7 @@ #define APLL_HZ (816 * MHz) #define GPLL_HZ (1188 * MHz) #define CPLL_HZ (1000 * MHz) -#define PPLL_HZ (100 * MHz) +#define PPLL_HZ (200 * MHz) /* RK3568 pll id */ enum rk3568_pll_id { |