summaryrefslogtreecommitdiff
path: root/arch/arm
diff options
context:
space:
mode:
authorVignesh Raghavendra <vigneshr@ti.com>2020-08-13 12:26:15 +0300
committerLokesh Vutla <lokeshvutla@ti.com>2020-09-15 16:21:52 +0300
commit7ce6c8ae58d22085598007ec954d254ad4a50bf5 (patch)
tree4a248beab04a37991acbf9ed49dfff5b233888d8 /arch/arm
parent96d66a9b8ce11aae9f8bef5244b83b4740b37644 (diff)
downloadu-boot-7ce6c8ae58d22085598007ec954d254ad4a50bf5.tar.xz
arm: mach-k3: Add HyperFlash boot mode support
HBMC controller on TI K3 SoC provides MMIO access to HyperFlash similar to legacy Parallel CFI NOR flashes. Therefore alias HyperFlash bootmode to NOR boot to enable SPL to load next stage using NOR boot flow. Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>
Diffstat (limited to 'arch/arm')
-rw-r--r--arch/arm/mach-k3/include/mach/j721e_spl.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/arm/mach-k3/include/mach/j721e_spl.h b/arch/arm/mach-k3/include/mach/j721e_spl.h
index 3fa85ca3b6..e8947917a6 100644
--- a/arch/arm/mach-k3/include/mach/j721e_spl.h
+++ b/arch/arm/mach-k3/include/mach/j721e_spl.h
@@ -15,6 +15,7 @@
#define BOOT_DEVICE_ETHERNET 0x04
#define BOOT_DEVICE_I2C 0x06
#define BOOT_DEVICE_UART 0x07
+#define BOOT_DEVICE_NOR BOOT_DEVICE_HYPERFLASH
/* With BootMode B = 1 */
#define BOOT_DEVICE_MMC2 0x10