summaryrefslogtreecommitdiff
path: root/arch/powerpc/include/asm/mp.h
diff options
context:
space:
mode:
authorYork Sun <yorksun@freescale.com>2012-10-08 11:44:25 +0400
committerAndy Fleming <afleming@freescale.com>2012-10-22 23:31:28 +0400
commiteb5394120643922626f18e5fe7b0b3dc0ed43b9a (patch)
tree968121a3577cf3c8e14bd435d9c8c303140f3cd1 /arch/powerpc/include/asm/mp.h
parentf31cfd19253713eea59311dec9e99df5d43b2db9 (diff)
downloadu-boot-eb5394120643922626f18e5fe7b0b3dc0ed43b9a.tar.xz
powerpc/mpc85xx: software workaround for DDR erratum A-004468
Boot space translation utilizes the pre-translation address to select the DDR controller target. However, the post-translation address will be presented to the selected DDR controller. It is possible that the pre- translation address selects one DDR controller but the post-translation address exists in a different DDR controller when using certain DDR controller interleaving modes. The device may fail to boot under these circumstances. Note that a DDR MSE error will not be detected since DDR controller bounds registers are programmed to be the same when configured for DDR controller interleaving. Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>
Diffstat (limited to 'arch/powerpc/include/asm/mp.h')
-rw-r--r--arch/powerpc/include/asm/mp.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/powerpc/include/asm/mp.h b/arch/powerpc/include/asm/mp.h
index fe490bac05..9188ede3f5 100644
--- a/arch/powerpc/include/asm/mp.h
+++ b/arch/powerpc/include/asm/mp.h
@@ -25,7 +25,7 @@
void setup_mp(void);
void cpu_mp_lmb_reserve(struct lmb *lmb);
-u32 determine_mp_bootpg(void);
+u32 determine_mp_bootpg(unsigned int *pagesize);
int is_core_disabled(int nr);
#ifdef CONFIG_E6500