summaryrefslogtreecommitdiff
path: root/arch/riscv/cpu/fu540/cache.c
diff options
context:
space:
mode:
authorZong Li <zong.li@sifive.com>2021-09-01 10:01:41 +0300
committerLeo Yu-Chi Liang <ycliang@andestech.com>2021-09-07 05:34:29 +0300
commit213ed175b0a97313982c8341c34e48f0ea59b60e (patch)
tree6102386aeb7f61de9ec90cb49b4ff1ef9274e247 /arch/riscv/cpu/fu540/cache.c
parent4d4222d07432faffe3a0fe35c483e116a28eb217 (diff)
downloadu-boot-213ed175b0a97313982c8341c34e48f0ea59b60e.tar.xz
riscv: lib: implement enable_caches for sifive cache
The enable_caches is a generic hook for architecture-implemented, we define this function to enable composable cache of sifive platforms. In sifive_cache, it invokes the generic cache_enable interface of cache uclass to execute the relative implementation in SiFive ccache driver. Signed-off-by: Zong Li <zong.li@sifive.com> Reviewed-by: Rick Chen <rick@andestech.com>
Diffstat (limited to 'arch/riscv/cpu/fu540/cache.c')
0 files changed, 0 insertions, 0 deletions