summaryrefslogtreecommitdiff
path: root/arch/riscv
diff options
context:
space:
mode:
authoryanhong.wang <yanhong.wang@starfivetech.com>2022-06-27 05:01:38 +0300
committerYanhong Wang <yanhong.wang@linux.starfivetech.com>2022-10-18 11:24:37 +0300
commit283a338dce45e9db43e9c7a40eaf56482f5d8d3a (patch)
tree9bf0c87a15f1cff4ad8673010329cf5053588f12 /arch/riscv
parentb04743f040068be9b010bdb7acce67454c7bf8de (diff)
downloadu-boot-283a338dce45e9db43e9c7a40eaf56482f5d8d3a.tar.xz
riscv:dts:starfive-jh7110: modify Model and riscv,isa info
Change Model to "StarFive JH7110 EVB", and change riscv,isa to "rv64imafdcbsux" Signed-off-by: yanhong.wang <yanhong.wang@starfivetech.com>
Diffstat (limited to 'arch/riscv')
-rw-r--r--arch/riscv/dts/jh7110.dtsi10
-rw-r--r--arch/riscv/dts/starfive_evb.dts2
2 files changed, 6 insertions, 6 deletions
diff --git a/arch/riscv/dts/jh7110.dtsi b/arch/riscv/dts/jh7110.dtsi
index 415d8995e0..6ab4f48107 100644
--- a/arch/riscv/dts/jh7110.dtsi
+++ b/arch/riscv/dts/jh7110.dtsi
@@ -36,7 +36,7 @@
i-tlb-size = <40>;
mmu-type = "riscv,sv39";
next-level-cache = <&cachectrl>;
- riscv,isa = "rv64imac";
+ riscv,isa = "rv64imacu";
tlb-split;
status = "disabled";
@@ -63,7 +63,7 @@
i-tlb-size = <40>;
mmu-type = "riscv,sv39";
next-level-cache = <&cachectrl>;
- riscv,isa = "rv64imafdc";
+ riscv,isa = "rv64imafdcbsux";
tlb-split;
status = "okay";
@@ -90,7 +90,7 @@
i-tlb-size = <40>;
mmu-type = "riscv,sv39";
next-level-cache = <&cachectrl>;
- riscv,isa = "rv64imafdc";
+ riscv,isa = "rv64imafdcbsux";
tlb-split;
status = "okay";
@@ -117,7 +117,7 @@
i-tlb-size = <40>;
mmu-type = "riscv,sv39";
next-level-cache = <&cachectrl>;
- riscv,isa = "rv64imafdc";
+ riscv,isa = "rv64imafdcbsux";
tlb-split;
status = "okay";
@@ -144,7 +144,7 @@
i-tlb-size = <40>;
mmu-type = "riscv,sv39";
next-level-cache = <&cachectrl>;
- riscv,isa = "rv64imafdc";
+ riscv,isa = "rv64imafdcbsux";
tlb-split;
status = "okay";
diff --git a/arch/riscv/dts/starfive_evb.dts b/arch/riscv/dts/starfive_evb.dts
index f4b22214fd..619317c3f4 100644
--- a/arch/riscv/dts/starfive_evb.dts
+++ b/arch/riscv/dts/starfive_evb.dts
@@ -9,7 +9,7 @@
/ {
#address-cells = <2>;
#size-cells = <2>;
- model = "StarFive EVB";
+ model = "StarFive JH7110 EVB";
compatible = "starfive,jh7110";
aliases {