summaryrefslogtreecommitdiff
path: root/arch/x86/dts/cherryhill.dts
diff options
context:
space:
mode:
authorBin Meng <bmeng.cn@gmail.com>2021-07-29 15:18:23 +0300
committerBin Meng <bmeng.cn@gmail.com>2021-08-02 10:11:40 +0300
commitbd798eed5515ff435642b9b96f759aa0d7f2eb4c (patch)
treee2917e2d6deb72be7d08062cc9debb2e6a369949 /arch/x86/dts/cherryhill.dts
parent5672d044a49593e3c7d53a81748b36f5f0bb4bb7 (diff)
downloadu-boot-bd798eed5515ff435642b9b96f759aa0d7f2eb4c.tar.xz
x86: dts: Add "m25p,fast-read" to SPI flash node
Except ICH7 SPI, all SPI flashes connected to ICH9 / Fast SPI should have "m25p,fast-read" property present in their DT nodes. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/x86/dts/cherryhill.dts')
-rw-r--r--arch/x86/dts/cherryhill.dts1
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/x86/dts/cherryhill.dts b/arch/x86/dts/cherryhill.dts
index 2ce7f1aa91..54a9e566d1 100644
--- a/arch/x86/dts/cherryhill.dts
+++ b/arch/x86/dts/cherryhill.dts
@@ -149,6 +149,7 @@
#address-cells = <1>;
#size-cells = <1>;
reg = <0>;
+ m25p,fast-read;
compatible = "macronix,mx25u6435f", "jedec,spi-nor";
memory-map = <0xff800000 0x00800000>;
rw-mrc-cache {