summaryrefslogtreecommitdiff
path: root/configs
diff options
context:
space:
mode:
authorAndy Shevchenko <andriy.shevchenko@linux.intel.com>2021-07-30 23:15:44 +0300
committerBin Meng <bmeng.cn@gmail.com>2021-08-02 10:11:40 +0300
commit46db4bbac3287a114ddf941ad3861381b795197b (patch)
tree6e86cf8c56ced4667e0fcf04eeceb2a1bab99a4d /configs
parentbd798eed5515ff435642b9b96f759aa0d7f2eb4c (diff)
downloadu-boot-46db4bbac3287a114ddf941ad3861381b795197b.tar.xz
x86: tangier: Fix DMA controller IRQ polarity in CSRT
IRQ polarity in CSRT has the same definition as by ACPI specification chapter 19.6.64 "Interrupt (Interrupt Resource Descriptor Macro)", i.e. ActiveHigh is 0, and ActiveLow is 1. On Intel Tangier the DMA controller IRQ polarity is ActiveHigh. Note, in DSDT (see southcluster.asl) it's described correctly. Fixes: 5e99fde34a77 ("x86: tangier: Populate CSRT for shared DMA controller") Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'configs')
0 files changed, 0 insertions, 0 deletions