summaryrefslogtreecommitdiff
path: root/drivers/pci/pcie_fsl.h
diff options
context:
space:
mode:
authorHou Zhiqiang <Zhiqiang.Hou@nxp.com>2019-08-27 13:13:51 +0300
committerPrabhakar Kushwaha <prabhakar.kushwaha@nxp.com>2019-08-28 11:17:44 +0300
commitd18d06ac35229345a0af80977a408cfbe1d1015b (patch)
tree3c9093a90c7db01f1bd92ee38eaf3eb7755185d3 /drivers/pci/pcie_fsl.h
parentadc983b4d676e4ca958067f86bec1bb02cb17950 (diff)
downloadu-boot-d18d06ac35229345a0af80977a408cfbe1d1015b.tar.xz
dm: pcie_fsl: Fix the Class Code fixup function
The Class Code fixup method was changed from PCIe block revision 3.0, the current fixup is only valid for the revision 3.0 and the later ones. So add the Class Code fixup for the block revision < 3.0. Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
Diffstat (limited to 'drivers/pci/pcie_fsl.h')
-rw-r--r--drivers/pci/pcie_fsl.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/drivers/pci/pcie_fsl.h b/drivers/pci/pcie_fsl.h
index 5eefc31fa9..032775ca05 100644
--- a/drivers/pci/pcie_fsl.h
+++ b/drivers/pci/pcie_fsl.h
@@ -9,6 +9,9 @@
#ifndef _PCIE_FSL_H_
#define _PCIE_FSL_H_
+/* GPEX CSR */
+#define CSR_CLASSCODE 0x474
+
#ifdef CONFIG_SYS_FSL_PCI_VER_3_X
#define FSL_PCIE_CAP_ID 0x70
#else