summaryrefslogtreecommitdiff
path: root/drivers/soc/ti/k3-navss-ringacc.c
diff options
context:
space:
mode:
authorVignesh Raghavendra <vigneshr@ti.com>2021-06-07 17:17:51 +0300
committerLokesh Vutla <lokeshvutla@ti.com>2021-06-11 16:48:52 +0300
commit2af181b53e286e90c3b36ba608c1c7b209e8ad8e (patch)
tree91ccb2d6b8f2a2e3e3ea6e615c06f30cdb64934d /drivers/soc/ti/k3-navss-ringacc.c
parent00d6fc9c71e53ea2627e022ea55e02c0c676ad9c (diff)
downloadu-boot-2af181b53e286e90c3b36ba608c1c7b209e8ad8e.tar.xz
ARM: dts: k3: Add cfg register space for ringacc and udmap
R5 SPL needs access to cfg space of Rings and UDMAP, therefore add RING CFG, TCHAN CFG and RCHAN CFG address ranges. Note that these registers are present within respective IPs but are not populated in Linux DT nodes (as they are configured via TISCI APIs) and hence are added to -u-boot.dtsi for now. Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> Link: https://lore.kernel.org/r/20210607141753.28796-6-vigneshr@ti.com
Diffstat (limited to 'drivers/soc/ti/k3-navss-ringacc.c')
0 files changed, 0 insertions, 0 deletions