summaryrefslogtreecommitdiff
path: root/drivers/watchdog
diff options
context:
space:
mode:
authorMichal Simek <michal.simek@xilinx.com>2021-02-09 17:28:15 +0300
committerMichal Simek <michal.simek@xilinx.com>2021-02-23 16:56:59 +0300
commit9b7aac75365b68bae2e8f7cf074ba95638d31882 (patch)
tree9d2ee4b001275fe6a2191ead6ec3913e033a783d /drivers/watchdog
parent3aba25bc382beeb8a92b46d23fd1db47dfcb1121 (diff)
downloadu-boot-9b7aac75365b68bae2e8f7cf074ba95638d31882.tar.xz
clk: zynq: Add dummy clock enable function
A lot of Xilinx drivers are checking -ENOSYS which means that clock driver doesn't have enable function. Remove this checking from drivers and create dummy enable function as was done for clk_fixed_rate driver by commit 6bf6d81c1112 ("clk: fixed_rate: add dummy enable() function"). Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Diffstat (limited to 'drivers/watchdog')
-rw-r--r--drivers/watchdog/xilinx_wwdt.c3
1 files changed, 1 insertions, 2 deletions
diff --git a/drivers/watchdog/xilinx_wwdt.c b/drivers/watchdog/xilinx_wwdt.c
index 9137d87697..11b30ae85d 100644
--- a/drivers/watchdog/xilinx_wwdt.c
+++ b/drivers/watchdog/xilinx_wwdt.c
@@ -90,9 +90,8 @@ static int xlnx_wwdt_start(struct udevice *dev, u64 timeout, ulong flags)
/* Calculate timeout count */
count = timeout * clock_f;
- /* clk_enable will return -ENOSYS when it is not implemented */
ret = clk_enable(&wdt->clk);
- if (ret && ret != -ENOSYS) {
+ if (ret) {
dev_err(dev, "failed to enable clock\n");
return ret;
}