diff options
author | Stefan Roese <sr@denx.de> | 2020-06-30 13:08:58 +0300 |
---|---|---|
committer | Daniel Schwierzeck <daniel.schwierzeck@gmail.com> | 2020-07-18 16:47:50 +0300 |
commit | 5fef24c912a44a08ab644aa16ceb5a435491f9d9 (patch) | |
tree | 786092a426377f81838509ada3d8c064bd58d8a6 /include/configs/octeon_common.h | |
parent | e9609dc38ba225ddb58fcef41a0beb8a3b09a888 (diff) | |
download | u-boot-5fef24c912a44a08ab644aa16ceb5a435491f9d9.tar.xz |
mips: octeon: Add minimal Octeon 3 EBB7304 EVK support
This patch adds very basic minimal support for the Marvell Octeon 3
CN73xx based EBB7304 EVK. Please note that the basic Octeon port does
not support DDR3/4 initialization yet. To still use U-Boot on with this
port, the L2 cache (4MiB) is used as RAM. This way, U-Boot can boot
to the prompt on this board.
Supported devices:
- UART
- reset
- CFI parallel NOR flash
Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'include/configs/octeon_common.h')
-rw-r--r-- | include/configs/octeon_common.h | 19 |
1 files changed, 19 insertions, 0 deletions
diff --git a/include/configs/octeon_common.h b/include/configs/octeon_common.h new file mode 100644 index 0000000000..530f02ad3c --- /dev/null +++ b/include/configs/octeon_common.h @@ -0,0 +1,19 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Copyright (C) 2019-2020 + * Marvell <www.marvell.com> + */ + +#ifndef __OCTEON_COMMON_H__ +#define __OCTEON_COMMON_H__ + +/* No DDR init yet -> run in L2 cache with limited resources */ +#define CONFIG_SYS_MALLOC_LEN (256 << 10) +#define CONFIG_SYS_SDRAM_BASE 0xffffffff80000000 +#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE + +#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + (1 << 20)) + +#define CONFIG_SYS_INIT_SP_OFFSET 0x180000 + +#endif /* __OCTEON_COMMON_H__ */ |