summaryrefslogtreecommitdiff
path: root/include/spi.h
diff options
context:
space:
mode:
authorVignesh Raghavendra <vigneshr@ti.com>2019-12-05 13:16:05 +0300
committerJagan Teki <jagan@amarulasolutions.com>2020-01-27 19:57:22 +0300
commit658df8bd946493e7fa7b0048a3a9bd658a1f4518 (patch)
treebb4de75e6c02ffa459d85491a10a561960a1529f /include/spi.h
parentffab212123481aa44f37cd4fdb4476ec15ff98b6 (diff)
downloadu-boot-658df8bd946493e7fa7b0048a3a9bd658a1f4518.tar.xz
mtd: spi-nor-core: Add octal mode support
Add support for Octal flash devices. Octal flash devices use 8 IO lines for data transfer. Currently only 1-1-8 Octal Read mode is supported. Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com> Reviewed-by: Jagan Teki <jagan@amarulasolutions.com>
Diffstat (limited to 'include/spi.h')
-rw-r--r--include/spi.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/include/spi.h b/include/spi.h
index 18a0312f9f..852f570eaa 100644
--- a/include/spi.h
+++ b/include/spi.h
@@ -30,6 +30,8 @@
#define SPI_RX_SLOW BIT(11) /* receive with 1 wire slow */
#define SPI_RX_DUAL BIT(12) /* receive with 2 wires */
#define SPI_RX_QUAD BIT(13) /* receive with 4 wires */
+#define SPI_TX_OCTAL BIT(14) /* transmit with 8 wires */
+#define SPI_RX_OCTAL BIT(15) /* receive with 8 wires */
/* Header byte that marks the start of the message */
#define SPI_PREAMBLE_END_BYTE 0xec