summaryrefslogtreecommitdiff
path: root/arch/riscv/dts/ae350-u-boot.dtsi
diff options
context:
space:
mode:
Diffstat (limited to 'arch/riscv/dts/ae350-u-boot.dtsi')
-rw-r--r--arch/riscv/dts/ae350-u-boot.dtsi28
1 files changed, 14 insertions, 14 deletions
diff --git a/arch/riscv/dts/ae350-u-boot.dtsi b/arch/riscv/dts/ae350-u-boot.dtsi
index 7011f59831..aef9159b7a 100644
--- a/arch/riscv/dts/ae350-u-boot.dtsi
+++ b/arch/riscv/dts/ae350-u-boot.dtsi
@@ -2,51 +2,51 @@
/ {
cpus {
- u-boot,dm-spl;
+ bootph-pre-ram;
CPU0: cpu@0 {
- u-boot,dm-spl;
+ bootph-pre-ram;
CPU0_intc: interrupt-controller {
- u-boot,dm-spl;
+ bootph-pre-ram;
};
};
CPU1: cpu@1 {
- u-boot,dm-spl;
+ bootph-pre-ram;
CPU1_intc: interrupt-controller {
- u-boot,dm-spl;
+ bootph-pre-ram;
};
};
CPU2: cpu@2 {
- u-boot,dm-spl;
+ bootph-pre-ram;
CPU2_intc: interrupt-controller {
- u-boot,dm-spl;
+ bootph-pre-ram;
};
};
CPU3: cpu@3 {
- u-boot,dm-spl;
+ bootph-pre-ram;
CPU3_intc: interrupt-controller {
- u-boot,dm-spl;
+ bootph-pre-ram;
};
};
};
memory@0 {
- u-boot,dm-spl;
+ bootph-pre-ram;
};
soc {
- u-boot,dm-spl;
+ bootph-pre-ram;
plicsw: interrupt-controller@e6400000 {
- u-boot,dm-spl;
+ bootph-pre-ram;
};
plmt0@e6000000 {
- u-boot,dm-spl;
+ bootph-pre-ram;
};
};
serial0: serial@f0300000 {
- u-boot,dm-spl;
+ bootph-pre-ram;
};
};