index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
master
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
mips
/
lib
/
cache_init.S
Age
Commit message (
Expand
)
Author
Files
Lines
2020-07-18
mips: refactor disabling of caches
Daniel Schwierzeck
1
-0
/
+6
2020-07-18
mips: add KSEG1 wrapper for change_k0_cca
Daniel Schwierzeck
1
-14
/
+18
2018-09-22
MIPS: cache: remove config option CONFIG_SYS_MIPS_CACHE_MODE
Daniel Schwierzeck
1
-5
/
+1
2018-09-22
MIPS: cache: make index base address configurable
Daniel Schwierzeck
1
-10
/
+8
2018-09-22
MIPS: cache: optimise changing of k0 CCA mode
Daniel Schwierzeck
1
-22
/
+32
2018-09-22
MIPS: cache: reimplement dcache_[status, enable, disable]
Daniel Schwierzeck
1
-46
/
+0
2018-05-07
SPDX: Convert all of our single license tags to Linux Kernel style
Tom Rini
1
-2
/
+1
2016-09-21
MIPS: Ensure cache ops complete in mips_cache_reset
Paul Burton
1
-0
/
+2
2016-09-21
MIPS: Clear hazard between TagLo writes & cache ops
Paul Burton
1
-0
/
+1
2016-09-21
MIPS: Join the coherent domain when a CM is present
Paul Burton
1
-0
/
+38
2016-09-21
MIPS: L2 cache support
Paul Burton
1
-5
/
+178
2016-09-21
MIPS: Define register names for cache init
Paul Burton
1
-19
/
+23
2016-09-21
MIPS: Enable use of the instruction cache earlier
Paul Burton
1
-0
/
+13
2016-05-31
MIPS: Split I & D cache line size config
Paul Burton
1
-2
/
+2
2016-05-31
MIPS: Move cache sizes to Kconfig
Paul Burton
1
-3
/
+3
2016-05-21
MIPS: Use unchecked immediate addition/subtraction
Paul Burton
1
-1
/
+1
2016-01-16
MIPS: sync processor and register definitions with linux-4.4
Daniel Schwierzeck
1
-8
/
+8
2015-01-29
MIPS: clear TagLo select 2 during cache init
Paul Burton
1
-2
/
+8
2015-01-29
MIPS: allow systems to skip loads during cache init
Paul Burton
1
-6
/
+13
2015-01-29
MIPS: inline mips_init_[id]cache functions
Paul Burton
1
-58
/
+28
2015-01-29
MIPS: refactor cache loops to a macro
Paul Burton
1
-17
/
+13
2015-01-29
MIPS: refactor L1 cache config reads to a macro
Paul Burton
1
-56
/
+41
2015-01-29
MIPS: unify cache initialization code
Paul Burton
1
-0
/
+277