summaryrefslogtreecommitdiff
path: root/arch/riscv/cpu/jh7110/spl.c
AgeCommit message (Collapse)AuthorFilesLines
2023-07-20board: starfive: evb: use dram_init in splSamin Guo1-0/+6
dram_init call fdtdec_setup_mem_size_base, so starfive_ddr.c do not need it. Signed-off-by: Samin Guo <samin.guo@starfivetech.com>
2023-04-23board: starfive: copyright: Standardize the copyright formatYanhong Wang1-1/+1
Unify the content format of the copyright section Signed-off-by: Yanhong Wang <yanhong.wang@starfivetech.com>
2022-10-18riscv:starfive-jh7110: clear L2 LIM memoryyanhong.wang1-0/+14
Clear L2 LIM memory on StarFive JH7110, avoid some unexpect exception.
2022-10-18riscv:soc:jh7110: Add support jh7110 soc.yanhong.wang1-0/+45
Add StarFive JH7110 soc to support RISC-V arch Signed-off-by: yanhong.wang <yanhong.wang@starfivetech.com>