index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
master
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
2022-01-19
doc: replace @return by Return:
Heinrich Schuchardt
2
-6
/
+6
2022-01-15
efi_loader: fix SectionAlignment, FileAlignment
Heinrich Schuchardt
3
-6
/
+7
2022-01-15
riscv: revert Complete efi header for RV32/64
Heinrich Schuchardt
1
-10
/
+0
2021-12-23
riscv: qemu: Split devicetree files for qemu_riscv32/64
Simon Glass
3
-1
/
+15
2021-12-02
riscv: Enable SPI flash env for SiFive Unmatched.
Thomas Skibo
1
-0
/
+13
2021-12-02
riscv: Support booting SiFive Unmatched from SPI.
Thomas Skibo
1
-0
/
+11
2021-12-02
riscv: dts: Split Microchip device tree
Padmarao Begari
2
-389
/
+700
2021-11-08
riscv: add #define in asm/io.h for some device drivers
Wei Fu
1
-0
/
+4
2021-11-08
riscv: function to retrieve SBI implementation version
Heinrich Schuchardt
2
-0
/
+20
2021-10-20
riscv: Avoid io read/write cause wrong result
Nick Hu
1
-9
/
+9
2021-10-18
riscv: Remove OF_PRIOR_STAGE from RISC-V boards
Ilias Apalodimas
3
-11
/
+3
2021-10-14
fdtdec: Support reserved-memory flags
Thierry Reding
1
-1
/
+1
2021-10-14
fdtdec: Support compatible string list for reserved memory
Thierry Reding
1
-1
/
+1
2021-10-08
image: Drop IMAGE_ENABLE_OF_LIBFDT
Simon Glass
1
-2
/
+2
2021-10-07
riscv: ae350: enable Coherence Manager for ae350
Leo Yu-Chi Liang
1
-0
/
+42
2021-10-07
sysreset: provide SBI based sysreset driver
Heinrich Schuchardt
3
-1
/
+25
2021-10-07
riscv: add missing SBI extension definitions
Heinrich Schuchardt
1
-2
/
+37
2021-10-07
riscv: Fix setting no-map in reserved memory nodes
Samuel Holland
1
-4
/
+1
2021-09-23
lmb: riscv: Add arch_lmb_reserve()
Marek Vasut
1
-0
/
+13
2021-09-16
Merge tag 'v2021.10-rc4' into next
Tom Rini
14
-141
/
+75
2021-09-07
riscv: lib: modify the indent
Zong Li
1
-1
/
+1
2021-09-07
board: sifive: use ccache driver instead of helper function
Zong Li
8
-140
/
+4
2021-09-07
riscv: lib: implement enable_caches for sifive cache
Zong Li
3
-0
/
+33
2021-09-07
common: board_r: support enable_caches for RISC-V
Zong Li
1
-0
/
+4
2021-09-07
riscv: show code leading to exception
Heinrich Schuchardt
1
-0
/
+33
2021-09-01
Kconfig: Remove all default n/no options
Michal Simek
1
-2
/
+0
2021-09-01
Finish converting CONFIG_SYS_CACHELINE_SIZE to Kconfig
Tom Rini
1
-0
/
+2
2021-08-17
riscv: cpu: fu740: Fix typo of date
Zong Li
1
-1
/
+1
2021-08-14
efi_loader: add Linux magic to RISC-V crt0
Heinrich Schuchardt
1
-2
/
+5
2021-07-28
i2c: Rename SPL/TPL_I2C_SUPPORT to I2C
Simon Glass
1
-1
/
+1
2021-07-21
board: sifive: drop stuff related to unmatched revision 1
Zong Li
4
-1501
/
+1
2021-07-21
riscv: booti: do not force relocation if force_reloc is not set
Vitaly Wool
1
-1
/
+6
2021-07-07
riscv: dts: add OpenPiton RISC-V board dts support
Tianrui Wei
1
-2
/
+2
2021-07-06
riscv: dts: add dts for unmatched rev1
Zong Li
4
-1
/
+1501
2021-07-06
board: sifive: Add an interface to get PCB revision
Zong Li
1
-0
/
+15
2021-07-06
riscv: sifive: fu740: Support i2c in spl
Zong Li
2
-0
/
+5
2021-07-06
riscv: sifive: fu740: kconfig: Enable support for Opencores I2C controller
Zong Li
1
-0
/
+2
2021-07-06
board: riscv: add openpiton-riscv64 SoC support
Tianrui Wei
3
-0
/
+158
2021-06-28
Merge tag 'v2021.07-rc5' into next
Tom Rini
4
-8
/
+64
2021-06-17
k210: dts: Set PLL1 to the same rate as PLL0
Sean Anderson
1
-0
/
+2
2021-06-17
riscv: andes_plic: Fix riscv_get_ipi() mask
Bin Meng
1
-1
/
+3
2021-06-17
riscv: ae350: dts: Add missing "u-boot, dm-spl" for SPL config
Bin Meng
3
-0
/
+54
2021-06-17
riscv: ae350: dts: Fix #interrupt-cells for plic0 in 32-bit
Bin Meng
1
-1
/
+1
2021-06-17
riscv: ae350: dts: Remove the unnecessary #address-cells in plic nodes
Bin Meng
2
-4
/
+0
2021-06-17
riscv: ae350: dts: Remove the unnecessary space in bootargs
Bin Meng
2
-2
/
+2
2021-06-17
riscv: ae350: dts: Add SPDX license header
Bin Meng
2
-0
/
+4
2021-05-31
riscv: cpu: fu740: clear feature disable CSR
Green Wan
1
-0
/
+15
2021-05-31
board: sifive: add HiFive Unmatched board support
Green Wan
1
-0
/
+4
2021-05-31
riscv: dts: add SiFive Unmatched board support
Green Wan
4
-0
/
+1790
2021-05-31
riscv: dts: add fu740 support
Green Wan
2
-0
/
+434
[next]