index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
master
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
x86
/
dts
/
crownbay.dts
Age
Commit message (
Expand
)
Author
Files
Lines
2023-02-14
dm: dts: Convert driver model tags to use new schema
Simon Glass
1
-9
/
+9
2021-08-02
x86: dts: Define a default TSC timer frequency
Bin Meng
1
-1
/
+1
2020-11-06
x86: Provide default SMBIOS manufacturer/product
Simon Glass
1
-0
/
+2
2019-04-12
x86: dts: switch spi-flash to jedec, spi-nor compatible
Neil Armstrong
1
-1
/
+1
2019-03-11
x86: crownbay: Enable the beeper sound driver
Bin Meng
1
-0
/
+1
2018-07-20
x86: Switch to use DM sysreset driver
Bin Meng
1
-0
/
+1
2018-06-13
x86: irq: Remove chipset specific irq router drivers
Bin Meng
1
-1
/
+1
2018-05-07
SPDX: Convert all of our single license tags to Linux Kernel style
Tom Rini
1
-2
/
+1
2016-05-23
x86: dts: Update to include ACTL register details
Bin Meng
1
-0
/
+1
2016-02-05
x86: ich6_gpio: Convert to use proper DM API
Bin Meng
1
-14
/
+16
2016-02-05
spi: ich: Use compatible strings to distinguish controller version
Bin Meng
1
-1
/
+1
2016-01-28
x86: Correct spi node alias
Bin Meng
1
-2
/
+2
2016-01-24
dm: x86: queensbay: Add an interrupt driver
Simon Glass
1
-1
/
+1
2016-01-24
dm: x86: spi: Convert ICH SPI driver to driver model PCI API
Simon Glass
1
-72
/
+78
2015-12-09
x86: Fix PCI UART compatible string for crownbay and galileo
Bin Meng
1
-4
/
+4
2015-12-01
x86: Convert to use driver model timer
Bin Meng
1
-0
/
+1
2015-11-20
x86: crownbay: Convert to use driver model keyboard
Bin Meng
1
-0
/
+1
2015-08-26
x86: crownbay: Support Topcliff integrated pci uart devices with driver model
Bin Meng
1
-5
/
+10
2015-08-26
x86: crownbay: Enable on-board SMSC superio keyboard controller
Bin Meng
1
-1
/
+1
2015-07-28
x86: Convert to use driver model pci on queensbay/crownbay
Bin Meng
1
-1
/
+5
2015-07-15
x86: queensbay: Change PCIe root ports' interrupt routing
Bin Meng
1
-4
/
+16
2015-07-15
x86: queensbay: Correct Topcliff device irqs
Bin Meng
1
-12
/
+12
2015-07-15
x86: crownbay: Enable DM RTC support
Bin Meng
1
-0
/
+1
2015-07-15
x86: crownbay: Add MP initialization
Bin Meng
1
-0
/
+20
2015-06-04
x86: Refactor PIRQ routing support
Bin Meng
1
-0
/
+54
2015-04-30
x86: Add alias for SPI node in the board dts
Bin Meng
1
-1
/
+5
2015-01-13
x86: crownbay: Add pci devices in the dts file
Bin Meng
1
-0
/
+81
2015-01-13
x86: Clean up the board dts files
Bin Meng
1
-8
/
+3
2015-01-13
x86: Rename coreboot.dsti to serial.dtsi
Bin Meng
1
-1
/
+1
2014-12-19
x86: Convert microcode format to device-tree-only
Simon Glass
1
-0
/
+7
2014-12-14
x86: Add Intel Crown Bay board dts file
Bin Meng
1
-0
/
+53