summaryrefslogtreecommitdiff
path: root/configs/libretech-cc_v2_defconfig
AgeCommit message (Collapse)AuthorFilesLines
2021-07-27configs: Resync with savedefconfigTom Rini1-1/+0
Rsync all defconfig files using moveconfig.py Signed-off-by: Tom Rini <trini@konsulko.com>
2021-07-03configs: libretech: set SPI mode to 0Da Xue1-0/+1
Kconfig defaults to mode 3 if CONFIG_SF_DEFAULT_MODE is not set. It becomes an issue since meson_spifc does not support SPI_CPHA. Needed after commit e2e95e5e25 ("spi: Update speed/mode on change"). Fixes: e2e95e5e25 ("spi: Update speed/mode on change") Signed-off-by:Da Xue <da@libre.computer> [narmstrong: reformated commit reference & added Fixes tag] Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
2021-06-28configs: Resync with savedefconfigTom Rini1-1/+1
Rsync all defconfig files using moveconfig.py Signed-off-by: Tom Rini <trini@konsulko.com>
2021-05-11configs: Resync with savedefconfigTom Rini1-1/+0
Rsync all defconfig files using moveconfig.py Signed-off-by: Tom Rini <trini@konsulko.com>
2021-04-27configs: Resync with savedefconfigTom Rini1-3/+3
Rsync all defconfig files using moveconfig.py Signed-off-by: Tom Rini <trini@konsulko.com>
2021-04-06configs: meson: use Designware glue driver for Amlogic Meson8b & later SoCsNeil Armstrong1-1/+1
Use the proper Synopsys DWMAC Meson8b glue to handle the ethernet link type. Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
2021-04-06configs: update Amlogic Meson GXL & GXM config for MDIO MUXNeil Armstrong1-2/+3
Use DM_MDIO and the new MMIOREG MDIO MUX driver for GXL & GXM board. Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
2021-03-15configs: Resync with savedefconfigTom Rini1-1/+0
Rsync all defconfig files using moveconfig.py Signed-off-by: Tom Rini <trini@konsulko.com>
2021-01-29configs: Resync with savedefconfigTom Rini1-7/+3
Rsync all defconfig files using moveconfig.py Signed-off-by: Tom Rini <trini@konsulko.com>
2021-01-11arm64: meson: add support for libretech-cc v2Jerome Brunet1-0/+82
Add support for the Amlogic based libretech cc version 2. As version 1, it is based on the s905x SoC. Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> [narmstrong: Fixed libretech-cc.rst bullet points] Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
generated by cgit v1.2.3 (git 2.39.0) at 2024-08-11 00:24:46 +0300