summaryrefslogtreecommitdiff
path: root/drivers/clk/starfive/clk-jh7110.c
AgeCommit message (Expand)AuthorFilesLines
2023-04-28Merge tag 'JH7110_515_SDK_v4.8.2' into vf2-develAndy Hu1-1/+1
2023-04-23board: starfive: copyright: Standardize the copyright formatYanhong Wang1-1/+1
2023-03-15i2c:desigware-snps: add i2c clock configkeith.zhao1-0/+8
2023-03-03Merge tag 'JH7110_515_SDK_v4.4.0' into vf2-develAndy Hu1-0/+43
2023-02-24Revert "Merge tag 'JH7110_515_SDK_v4.3.0' into vf2-devel"Andy Hu1-10/+2
2023-02-22clk: starfive: Add PCIe clocks for PCIe controllerMason Huo1-0/+43
2023-02-17i2c:desigware-snps: add i2c clock configkeith.zhao1-0/+18
2023-01-05clk:starfive: Add vout clock driver for StarFive JH7110Yanhong Wang1-198/+433
2022-10-18clk: starfive: jh7110: Modify the parameters of clk_register()Yan Hong Wang1-34/+11
2022-10-18clk:jh7110: update apb_bus clk relationshipyanhong.wang1-26/+7
2022-10-18clk:jh7110: pll0 dynamically gets the frequencysamin1-5/+35
2022-10-18clk:riscv:starfive: update uart3-uart5 clksyanhong.wang1-16/+24
2022-10-18clk:starfive-jh7110: Update pll0/pll1/pll2 clkyanhong.wang1-6/+4
2022-10-18clk:starfive-jh7110: add JH7110_GMAC1_GTXC clkyanhong.wang1-0/+4
2022-10-18clk:starfive-jh7110: Update pll0/pll1/pll2 clkyanhong.wang1-3/+7
2022-10-18clk:starfive-jh7110: remove unused clkyanhong.wang1-52/+4
2022-10-18clk:starfive-jh7110: Add clock driver for JH7110yanhong.wang1-0/+688
generated by cgit v1.2.3 (git 2.39.0) at 2024-09-29 21:48:38 +0300