summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2021-11-23clk: scmi: define LOG_CATEGORYPatrick Delaunay1-0/+3
2021-11-18clk: ast2600: Add RSACLK control for ACRYChia-Wei Wang1-0/+24
2021-11-18clk: ast2600: Add YCLK control for HACEJoel Stanley1-0/+22
2021-11-10stm32mp15: replace CONFIG_TFABOOT when it is possiblePatrick Delaunay1-3/+1
2021-10-25clk: sunxi: Extend DM_RESET selection to SPLSamuel Holland1-0/+1
2021-10-20clk: sifive: Fix -Wint-to-pointer-cast warningBin Meng1-3/+3
2021-10-19clk: fixed_rate: add dummy disable() functionSamuel Holland1-0/+1
2021-10-15clk: rockchip: rk3568: update clksElaine Zhang1-2/+9
2021-10-15rockchip: px30: add support for setting cpll clockChris Morgan1-0/+3
2021-10-12Merge https://source.denx.de/u-boot/custodians/u-boot-sunxiTom Rini17-13/+235
2021-10-11clk: ti: add am33xx/am43xx spread spectrum clock supportDario Binacchi1-3/+128
2021-10-11clk: sunxi: Add drivers for A31 and H6 PRCM CCUsSamuel Holland4-0/+136
2021-10-11clk: sunxi: Add support for I2C gates/resetsSamuel Holland12-0/+86
2021-10-11clk: sunxi: Move header out of arch directorySamuel Holland13-13/+13
2021-10-07clk: k210: Try harder to get the best configSean Anderson1-0/+24
2021-10-07k210: clk: Refactor out_of_spec testsSean Anderson1-54/+53
2021-10-07clk: k210: Fix checking if ulongs are less than 0Sean Anderson1-4/+5
2021-09-30Merge tag 'xilinx-for-v2022.01-rc1' of https://source.denx.de/u-boot/custodia...Tom Rini1-1/+4
2021-09-30WS cleanup: remove SPACE(s) followed by TABWolfgang Denk1-1/+1
2021-09-30WS cleanup: remove trailing empty linesWolfgang Denk3-3/+0
2021-09-30clk: versal: Enable only GATE type clocksT Karthik Reddy1-1/+4
2021-09-27Merge tag 'dm-pull-next-27sep21' of https://source.denx.de/u-boot/custodians/...Tom Rini9-47/+49
2021-09-27Merge tag 'v2021.10-rc5' into nextTom Rini2-4/+13
2021-09-25clk: Rename clk_get_by_driver_info()Simon Glass1-4/+3
2021-09-25treewide: Try to avoid the preprocessor with OF_REALSimon Glass6-32/+35
2021-09-25treewide: Use OF_REAL instead of !OF_PLATDATASimon Glass6-7/+7
2021-09-25treewide: Simply conditions with the new OF_REALSimon Glass6-12/+12
2021-09-21clk: at91: clk-master: split master clock in pres and dividerClaudiu Beznea4-50/+144
2021-09-17clk: ti: k3: Update driver to account for divider flagsSuman Anna1-2/+2
2021-09-17clk: ti: k3-pll: Change DIV_CTRL programming to read-modify-writeDave Gerlach1-2/+11
2021-09-04mmc: Rename MMC_SUPPORT to MMCSimon Glass1-3/+3
2021-08-25drivers: clk: Add memory clock driver for Intel N5X deviceSiew Chin Lim3-0/+221
2021-08-25drivers: clk: Add clock driver for Intel N5X deviceSiew Chin Lim3-1/+708
2021-08-22clk: clk_versaclock: Add support for versaclock driverAdam Ford3-0/+1110
2021-08-16clk: stm32mp1: add support of BSEC clockPatrick Delaunay1-0/+1
2021-08-12rockchip: px30: Support configure SFCJon Lin1-0/+32
2021-07-27clk: stm32mp1: add support of missing SPI clocksPatrick Delaunay1-0/+13
2021-07-26clk: zynqmp: Add support for enabling clock on lpd_lsbusMichal Simek1-0/+1
2021-07-17Merge tag 'u-boot-imx-20210717' of https://gitlab.denx.de/u-boot/custodians/u...Tom Rini1-1/+22
2021-07-16Merge branch '2021-07-15-assorted-fixes'Tom Rini1-1/+5
2021-07-16clk: stm32mp1: add support of SYSCFG clockPatrick Delaunay1-0/+1
2021-07-16clk: Detect failure to set defaultsSimon Glass1-1/+5
2021-07-14clk: uniphier: Add PCIe clock entryKunihiko Hayashi1-0/+3
2021-07-10clk: imx8mm: Add SPI clocksFrieder Schrempf1-1/+22
2021-07-08clk: armada-37xx: Set DM_FLAG_PRE_RELOCMarek Behún2-0/+2
2021-07-07Merge tag 'dm-pull-6jul21' of https://source.denx.de/u-boot/custodians/u-boot-dmTom Rini1-0/+2
2021-07-06dm: define LOG_CATEGORY for all uclassPatrick Delaunay1-0/+2
2021-07-06drivers: clk: sifive: fu740-prci: replace 'pciaux' with 'pcieaux'Green Wan1-3/+3
2021-07-01Merge tag 'xilinx-for-v2021.10' of https://source.denx.de/u-boot/custodians/u...Tom Rini3-0/+198
2021-06-29Merge branch 'next' of https://source.denx.de/u-boot/custodians/u-boot-sh int...Tom Rini7-0/+371
generated by cgit v1.2.3 (git 2.39.0) at 2024-07-11 23:12:27 +0300