index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
master
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
Age
Commit message (
Expand
)
Author
Files
Lines
2021-06-28
Merge tag 'v2021.07-rc5' into next
Tom Rini
1
-2
/
+6
2021-06-24
clk: renesas: Add R8A779A0 clock tables
Hai Pham
7
-0
/
+338
2021-06-24
clk: renesas: Handle R8A779A0 V3U clock types in Gen3 clock code
Marek Vasut
2
-0
/
+33
2021-06-23
clk: zynq: Add clock wizard driver
Zhengxun
3
-0
/
+198
2021-06-19
Merge tag 'u-boot-rockchip-20210618' of https://source.denx.de/u-boot/custodi...
Tom Rini
2
-0
/
+2960
2021-06-18
clk: cosmetic change in uclass
Patrick Delaunay
1
-1
/
+1
2021-06-18
rockchip: rk3568: add clock driver
Elaine Zhang
2
-0
/
+2960
2021-06-17
clk: k210: Move k210 clock out of its own subdirectory
Sean Anderson
5
-15
/
+14
2021-06-17
clk: k210: Remove bypass driver
Sean Anderson
2
-274
/
+1
2021-06-17
clk: k210: Don't set PLL rates if we are already at the correct rate
Sean Anderson
1
-7
/
+8
2021-06-17
clk: k210: Re-add support for setting rate
Sean Anderson
1
-5
/
+84
2021-06-17
clk: k210: Implement soc_clk_dump
Sean Anderson
1
-2
/
+66
2021-06-17
clk: k210: Move pll into the rest of the driver
Sean Anderson
3
-594
/
+601
2021-06-17
clk: k210: Rewrite to remove CCF
Sean Anderson
3
-523
/
+439
2021-06-17
clk: Allow force setting clock defaults before relocation
Sean Anderson
2
-11
/
+18
2021-06-11
clk: add support for TI K3 SoC clocks
Tero Kristo
3
-0
/
+387
2021-06-11
clk: add support for TI K3 SoC PLL
Tero Kristo
3
-0
/
+296
2021-06-11
clk: fix set_rate to clean up cached rates for the hierarchy
Tero Kristo
1
-0
/
+19
2021-06-11
clk: fix assigned-clocks to pass with deferring provider
Tero Kristo
1
-0
/
+18
2021-06-11
clk: sci-clk: fix return value of set_rate
Tero Kristo
1
-2
/
+4
2021-06-11
clk: do not attempt to fetch clock pointer with null device
Tero Kristo
1
-0
/
+2
2021-06-11
clk: fixed_rate: add API for directly registering fixed rate clocks
Tero Kristo
1
-0
/
+45
2021-06-09
clk: imx: clk-imxrt1050: introduce IMXRT1050_CLK_USBOH3
Giulio Benetti
1
-0
/
+2
2021-06-09
clk: imx: clk-imxrt1050: introduce LCDIF_PIX and rename LCDIF to LCDIF_APB
Giulio Benetti
1
-2
/
+4
2021-05-31
drivers: clk: add fu740 support
Green Wan
8
-753
/
+1286
2021-05-24
treewide: Convert macro and uses of __section(foo) to __section("foo")
Marek BehĂșn
1
-2
/
+2
2021-05-21
clk: renesas: Deduplicate gen3_clk_get_rate64() PLL handling
Marek Vasut
1
-43
/
+43
2021-05-21
clk: renesas: Add register pointers into struct cpg_mssr_info
Hai Pham
3
-45
/
+65
2021-05-21
clk: renesas: Introduce enum clk_reg_layout
Hai Pham
1
-0
/
+6
2021-05-21
clk: renesas: Pass struct cpg_mssr_info to renesas_clk_endisable()
Hai Pham
4
-6
/
+8
2021-05-21
clk: renesas: Make reset controller modemr register offset configurable
Marek Vasut
20
-5
/
+21
2021-05-21
clk: renesas: Add support for RPCD2 clock
Hai Pham
2
-5
/
+17
2021-05-21
clk: renesas: Fix Realtime Module Stop Control Register offsets
Hai Pham
1
-1
/
+1
2021-05-21
clk: renesas: Fix incorrect return RPC clk_get_rate
Hai Pham
1
-1
/
+1
2021-05-21
clk: renesas: Reinstate RPC clock on R-Car D3/E3
Marek Vasut
2
-0
/
+18
2021-05-21
clk: renesas: Synchronize R-Car Gen3 tables with Linux 5.12
Marek Vasut
7
-163
/
+212
2021-05-21
clk: renesas: Synchronize R-Car Gen2 tables with Linux 5.12
Marek Vasut
5
-9
/
+6
2021-05-21
clk: renesas: Synchronize RZ/G2 tables with Linux 5.12
Marek Vasut
3
-5
/
+26
2021-05-14
clk: Add support for the k210 clock driver pre-relocation
Sean Anderson
1
-4
/
+10
2021-05-14
clk: k210: Move the clint clock to under aclk
Sean Anderson
1
-1
/
+1
2021-05-14
clk: k210: Remove k210_register_pll
Sean Anderson
2
-28
/
+3
2021-05-14
clk: k210: Fix PLL enable always getting taken
Sean Anderson
1
-1
/
+2
2021-05-14
clk: k210: Fix PLLs not being enabled
Sean Anderson
1
-0
/
+2
2021-05-14
clk: Warn on failure to assign rate
Sean Anderson
1
-4
/
+7
2021-05-12
clk: ti: am3-dpll: use custom API for memory access
Dario Binacchi
1
-33
/
+53
2021-05-12
clk: ti: gate: use custom API for memory access
Dario Binacchi
1
-11
/
+12
2021-05-12
clk: ti: change clk_ti_latch() signature
Dario Binacchi
4
-24
/
+28
2021-05-12
clk: ti: add custom API for memory access
Dario Binacchi
2
-0
/
+98
2021-04-29
Merge tag 'xilinx-for-v2021.07-rc2' of https://source.denx.de/u-boot/custodia...
Tom Rini
1
-1
/
+1
2021-04-26
clk: renesas: Synchronize Gen2 MSTP teardown tables
Marek Vasut
3
-6
/
+6
[prev]
[next]