index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
master
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
ddr
/
altera
Age
Commit message (
Expand
)
Author
Files
Lines
2018-01-25
ddr: altera: silence PHY calibration unless in debug mode
Goldschmidt Simon
1
-4
/
+4
2017-04-14
arm: socfpga: Convert Altera DDR SDRAM driver to use Kconfig
Ley Foon Tan
2
-1
/
+8
2016-10-27
ddr: altera: Configuring SDRAM extra cycles timing parameters
Chin Liang See
1
-0
/
+3
2016-04-20
ddr: altera: Repair DQ window centering code
Marek Vasut
1
-8
/
+7
2016-04-20
ddr: altera: Staticize global variables
Marek Vasut
1
-4
/
+4
2016-04-20
ddr: altera: Make DLEVEL behavior inclusive
Marek Vasut
1
-66
/
+66
2016-04-20
ddr: altera: Zero DM IN delay in scc_mgr_zero_group()
Marek Vasut
1
-3
/
+13
2016-04-20
ddr: altera: Remove unnecessary ODT mode config
Marek Vasut
1
-1
/
+0
2016-04-20
ddr: altera: Remove unnecessary update of the SCC
Marek Vasut
1
-1
/
+0
2016-04-20
ddr: altera: Fix DRAM end value in protection rule
Marek Vasut
1
-1
/
+1
2016-04-20
ddr: altera: Fix scc_mgr_set() argument order
Marek Vasut
1
-1
/
+1
2016-04-20
ddr: altera: Tweak DQS tracking enable handling
Marek Vasut
1
-2
/
+5
2016-04-20
ddr: altera: Replace ad-hoc constant with macro
Marek Vasut
1
-2
/
+2
2016-01-16
ddr: altera: Init the rule ID in debug code
Marek Vasut
1
-0
/
+1
2015-08-23
ddr: altera: Repair uninited variable
Marek Vasut
1
-1
/
+1
2015-08-23
ddr: altera: Replace float multiplication with integer one
Marek Vasut
1
-1
/
+1
2015-08-08
ddr: altera: sequencer: Clean checkpatch issues
Marek Vasut
1
-71
/
+88
2015-08-08
ddr: altera: sequencer: Clean data types
Marek Vasut
1
-48
/
+48
2015-08-08
ddr: altera: sequencer: Pluck out misc macros from code
Marek Vasut
1
-22
/
+15
2015-08-08
ddr: altera: sequencer: Zap SEQ_T(INIT|RESET)_CNTR._VAL
Marek Vasut
2
-49
/
+4
2015-08-08
ddr: altera: sequencer: Zap VFIFO_SIZE
Marek Vasut
2
-7
/
+4
2015-08-08
ddr: altera: sequencer: Wrap misc remaining macros
Marek Vasut
1
-0
/
+2
2015-08-08
ddr: altera: sequencer: Pluck out IO_* macros from code
Marek Vasut
1
-101
/
+100
2015-08-08
ddr: altera: sequencer: Wrap IO_* macros
Marek Vasut
1
-0
/
+2
2015-08-08
ddr: altera: sequencer: Pluck out RW_MGR_* macros from code
Marek Vasut
2
-154
/
+154
2015-08-08
ddr: altera: sequencer: Wrap RW_MGR_* macros
Marek Vasut
1
-0
/
+4
2015-08-08
ddr: altera: sequencer: Wrap ac_rom_init and inst_rom_init
Marek Vasut
1
-6
/
+8
2015-08-08
ddr: altera: sequencer: Zap bogus redefinition of RW_MGR_MEM_NUMBER_OF_RANKS
Marek Vasut
1
-1
/
+0
2015-08-08
ddr: altera: sequencer: Zap unused params and macros
Marek Vasut
2
-75
/
+5
2015-08-08
ddr: altera: sequencer: Move qts-generated files to board dir
Marek Vasut
5
-605
/
+9
2015-08-08
ddr: altera: sdram: Make sdram_start and sdram_end into u32
Marek Vasut
1
-11
/
+12
2015-08-08
ddr: altera: sdram: Minor cleanup in sdram_get_rule()
Marek Vasut
1
-4
/
+4
2015-08-08
ddr: altera: sdram: Minor cleanup in sdram_set_rule()
Marek Vasut
1
-4
/
+4
2015-08-08
ddr: altera: sdram: Add missing kerneldoc
Marek Vasut
1
-0
/
+12
2015-08-08
ddr: altera: sdram: Clean up sdram_write_verify()
Marek Vasut
1
-25
/
+26
2015-08-08
ddr: altera: sdram: Clean up sdram_calculate_size() part 2
Marek Vasut
1
-23
/
+12
2015-08-08
ddr: altera: sdram: Clean up sdram_calculate_size() part 1
Marek Vasut
1
-9
/
+10
2015-08-08
ddr: altera: sdram: Introduce socfpga_sdram_get_config()
Marek Vasut
1
-211
/
+5
2015-08-08
ddr: altera: sdram: Clean up sdram_mmr_init_full() part 8
Marek Vasut
1
-1
/
+2
2015-08-08
ddr: altera: sdram: Clean up sdram_mmr_init_full() part 7
Marek Vasut
1
-1
/
+6
2015-08-08
ddr: altera: sdram: Clean up sdram_mmr_init_full() part 6
Marek Vasut
1
-10
/
+21
2015-08-08
ddr: altera: sdram: Clean up sdram_mmr_init_full() part 5
Marek Vasut
1
-10
/
+11
2015-08-08
ddr: altera: sdram: Clean up sdram_mmr_init_full() part 4
Marek Vasut
1
-62
/
+36
2015-08-08
ddr: altera: sdram: Clean up sdram_mmr_init_full() part 3
Marek Vasut
1
-28
/
+39
2015-08-08
ddr: altera: sdram: Clean up sdram_mmr_init_full() part 2
Marek Vasut
1
-67
/
+83
2015-08-08
ddr: altera: sdram: Clean up sdram_mmr_init_full() part 1
Marek Vasut
1
-44
/
+0
2015-08-08
ddr: altera: sdram: Introduce socfpga_sdram_config() structure
Marek Vasut
1
-162
/
+179
2015-08-08
ddr: altera: sdram: Clean up set_sdr_mp_threshold()
Marek Vasut
1
-13
/
+11
2015-08-08
ddr: altera: sdram: Clean up set_sdr_mp_pacing()
Marek Vasut
1
-21
/
+16
2015-08-08
ddr: altera: sdram: Clean up set_sdr_mp_weight()
Marek Vasut
1
-21
/
+16
[next]