index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
master
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
fpga
/
virtex2.c
Age
Commit message (
Expand
)
Author
Files
Lines
2022-10-10
fpga: virtex2: Use logging feature instead of FPGA_DEBUG
Alexander Dahl
1
-39
/
+30
2022-10-10
fpga: virtex2: Fix printf format string warnings
Alexander Dahl
1
-2
/
+2
2022-07-26
fpga: xilinx: pass compatible flags to load() callback
Oleksandr Suvorov
1
-1
/
+1
2022-07-26
fpga: Convert SYS_FPGA_PROG_FEEDBACK to Kconfig
Alexander Dahl
1
-4
/
+0
2022-07-26
fpga: Convert SYS_FPGA_CHECK_CTRLC to Kconfig
Alexander Dahl
1
-7
/
+0
2020-05-19
common: Drop linux/delay.h from common header
Simon Glass
1
-0
/
+1
2019-07-30
fpga: virtex2: Add slave serial programming support
Robert Hancock
1
-13
/
+83
2019-07-30
fpga: virtex2: Add additional clock cycles after DONE assertion
Robert Hancock
1
-4
/
+16
2019-07-30
fpga: virtex2: Split out image writing from pre/post operations
Robert Hancock
1
-157
/
+174
2019-07-30
fpga: virtex2: cosmetic: Cleanup code style
Robert Hancock
1
-134
/
+136
2018-05-07
SPDX: Convert all of our single license tags to Linux Kernel style
Tom Rini
1
-2
/
+1
2015-11-20
Move console definitions into a new console.h file
Simon Glass
1
-0
/
+1
2014-05-20
fpga: Define bitstream type based on command selection
Michal Simek
1
-1
/
+2
2014-05-13
fpga: xilinx: Simplify load/dump/info function handling
Michal Simek
1
-3
/
+9
2014-05-13
fpga: xilinx: Avoid CamelCase for in Xilinx_desc
Michal Simek
1
-11
/
+11
2014-05-13
fpga: virtex2: Avoid CamelCase
Michal Simek
1
-17
/
+17
2013-07-24
Add GPL-2.0+ SPDX-License-Identifier to source files
Wolfgang Denk
1
-18
/
+1
2013-04-02
Consolidate bool type
York Sun
1
-17
/
+17
2011-08-01
fpga: constify to fix build warning
Wolfgang Denk
1
-10
/
+10
2009-10-03
fpga: Remove relocation fixups
Peter Tyser
1
-118
/
+0
2008-12-06
FPGA: move fpga drivers to drivers/fpga
Jean-Christophe PLAGNIOL-VILLARD
1
-0
/
+554