index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
master
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
spi
/
cadence_qspi.c
Age
Commit message (
Expand
)
Author
Files
Lines
2018-07-12
spi: cadence_qspi: Fix compilation warning
Ley Foon Tan
1
-1
/
+1
2018-06-04
spi: cadence_qspi: Change to use devfdt_get_addr_index()
Ley Foon Tan
1
-11
/
+2
2018-05-07
SPDX: Convert all of our single license tags to Linux Kernel style
Tom Rini
1
-2
/
+1
2018-01-24
spi: cadence_spi: Sync DT bindings with Linux
Jason Rush
1
-8
/
+12
2017-02-08
dm: core: Replace of_offset with accessor
Simon Glass
1
-1
/
+1
2016-12-15
spi: cadence_qspi: Move DT prop code to match layout
Phil Edworthy
1
-1
/
+1
2016-12-15
spi: cadence_qspi: Use spi mode at the point it is needed
Phil Edworthy
1
-3
/
+1
2016-09-24
treewide: replace #include <asm/errno.h> with <linux/errno.h>
Masahiro Yamada
1
-1
/
+1
2016-09-21
spi: Use mode for rx mode flags
Jagan Teki
1
-1
/
+1
2016-07-09
spi: cadence_quadspi: Enable QUAD mode based on DT data
Vignesh R
1
-1
/
+2
2015-11-05
spi: cadence_qspi: Ensure check for max frequency in place
Chin Liang See
1
-0
/
+3
2015-11-05
spi: cadence_qspi: Fix fdt read of spi-max-frequency
Chin Liang See
1
-4
/
+4
2015-11-05
spi: cadence_qspi: Ensure spi_calibration is run when sclk change
Chin Liang See
1
-9
/
+13
2015-07-03
spi: cadence_qspi: get sram size from device tree
Vikas Manocha
1
-0
/
+1
2015-01-30
dm: spi: Move the per-child data size to the uclass
Simon Glass
1
-1
/
+0
2015-01-07
spi: cadence_qspi: Fix checking return value of fdt_first_subnode()
Axel Lin
1
-1
/
+1
2014-12-06
spi: Add Cadence QSPI DM driver used by SoCFPGA
Stefan Roese
1
-0
/
+345