summaryrefslogtreecommitdiff
path: root/drivers/spi/designware_spi.c
AgeCommit message (Expand)AuthorFilesLines
2020-12-14dm: treewide: Rename ..._platdata variables to just ..._platSimon Glass1-5/+5
2020-12-14dm: treewide: Rename ofdata_to_platdata() to of_to_plat()Simon Glass1-2/+2
2020-12-14dm: treewide: Rename dev_get_platdata() to dev_get_plat()Simon Glass1-1/+1
2020-12-14dm: treewide: Rename 'platdata' variables to just 'plat'Simon Glass1-3/+3
2020-12-13dm: treewide: Rename auto_alloc_size members to be shorterSimon Glass1-2/+2
2020-07-25treewide: convert (void *)devfdt_get_addr() to dev_read_addr_ptr()Masahiro Yamada1-1/+1
2020-07-24Revert "Merge tag 'dm-pull-20jul20' of git://git.denx.de/u-boot-dm"Tom Rini1-1/+1
2020-07-20treewide: convert (void *)devfdt_get_addr() to dev_read_addr_ptr()Masahiro Yamada1-1/+1
2020-05-19common: Drop linux/bitops.h from common headerSimon Glass1-0/+1
2020-05-19common: Drop log.h from common headerSimon Glass1-0/+1
2020-02-06dm: core: Create a new header file for 'compat' featuresSimon Glass1-0/+1
2019-12-15dm: gpio: Allow control of GPIO uclass in SPLSimon Glass1-2/+2
2019-10-24spi: designware_spi: Disable and free clock when remove driverLey Foon Tan1-1/+15
2019-05-10spi: designware: convert to livetreeSimon Goldschmidt1-6/+2
2019-03-04spi: designware: Change include orderHoratiu.Vultur@microchip.com1-1/+1
2018-12-19DW SPI: Allow to overload the management of the external CSGregory CLEMENT1-1/+7
2018-10-02spi: designware_spi: Add reset ctrl to driverLey Foon Tan1-0/+43
2018-05-07SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini1-2/+1
2018-04-23spi: dw: invert wait condition in dw_spi_xferEugeniy Paltsev1-1/+1
2018-03-22DW SPI: use 32 bit access instead of 16 and 32 bit mixEugeniy Paltsev1-25/+15
2018-03-22DW SPI: add option to use external gpio for chip selectEugeniy Paltsev1-1/+50
2018-03-22DW SPI: refactor poll_transfer functionsEugeniy Paltsev1-22/+4
2018-03-22DW SPI: fix transmit only modeEugeniy Paltsev1-1/+5
2018-03-22DW SPI: fix tx data loss on FIFO flushEugeniy Paltsev1-0/+15
2018-01-26DW SPI: Get clock value from Device TreeEugeniy Paltsev1-2/+43
2017-06-01dm: Rename dev_addr..() functionsSimon Glass1-1/+1
2017-02-08dm: core: Replace of_offset with accessorSimon Glass1-1/+1
2015-10-27spi: designware_spi: Use GENMASKJagan Teki1-1/+1
2015-10-27spi: designware_spi: Use BIT macroJagan Teki1-7/+7
2015-08-31dm: Use dev_get_addr() where possibleSimon Glass1-1/+1
2015-03-29spi: designware_spi: revisit FIFO size detection againAxel Lin1-2/+2
2015-01-30dm: spi: Move the per-child data size to the uclassSimon Glass1-1/+0
2015-01-06dt: socfpga: Rename snps, dw-spi-mmio to snps, dw-apb-ssiMarek Vasut1-1/+1
2015-01-06spi: designware_spi: Fix detecting FIFO depthAxel Lin1-2/+2
2014-12-06spi: designware_spi: Some fixes / changesStefan Roese1-19/+20
2014-12-06spi: Add designware master SPI DM driver used on SoCFPGAStefan Roese1-0/+425
generated by cgit v1.2.3 (git 2.39.0) at 2024-07-31 16:54:38 +0300