summaryrefslogtreecommitdiff
path: root/drivers/spi
AgeCommit message (Expand)AuthorFilesLines
2017-03-22drivers: ti_qspi: use syscon to get the address ctrl_mod_mmap registerJean-Jacques Hiblot1-5/+42
2017-02-08dm: core: Replace of_offset with accessorSimon Glass21-30/+31
2017-01-28ARM: SPI: stm32: add stm32f746 qspi driverMichael Kurz3-0/+637
2017-01-15spi: Zap cf_qspi driver and related codeJagan Teki3-359/+0
2017-01-14spi: Zap ep93xx_spi driver and related codeJagan Teki2-273/+0
2017-01-04spi: cadence_qspi_apb: Use 32 bit indirect read transaction when possibleVignesh R1-6/+16
2017-01-04spi: cadence_qspi_apb: Use 32 bit indirect write transaction when possibleVignesh R1-6/+20
2016-12-21spi: Zap armada100_spi.c and envJagan Teki2-204/+0
2016-12-21spi: Zap mpc52xx_spi.c, config and related codeJagan Teki2-91/+0
2016-12-15spi: cadence_qspi: Move DT prop code to match layoutPhil Edworthy1-1/+1
2016-12-15spi: cadence_qspi: Fix CS timingsPhil Edworthy1-11/+12
2016-12-15spi: cadence_qspi: Remove returns from end of void functionsPhil Edworthy1-8/+0
2016-12-15spi: cadence_qspi: Use spi mode at the point it is neededPhil Edworthy3-9/+5
2016-12-15spi: cadence_qspi: Clean up the #define namesPhil Edworthy1-43/+43
2016-12-15spi: cadence_qspi: Use #define for bits instead of bit shiftsPhil Edworthy1-18/+19
2016-12-15spi: cadence_qspi: Better debug information on the SPI clock ratePhil Edworthy1-3/+3
2016-12-15spi: cadence_qspi: Fix baud rate calculationPhil Edworthy1-16/+6
2016-12-15spi: cadence_qspi: Fix clearing of pol/pha bitsPhil Edworthy1-2/+2
2016-12-15spi: Add error checking for invalid bus widthsSimon Glass1-2/+2
2016-12-03ARM: DRA7x/AM57xx: Get rid of CONFIG_AM57XXNishanth Menon1-1/+1
2016-11-26spi: Add a debug() on bind failureSimon Glass1-1/+4
2016-11-26rockchip: spi: Honour the deactivation delaySimon Glass1-0/+8
2016-11-26rockchip: spi: Add support for of-platdataSimon Glass1-1/+35
2016-11-26spi: Add of-platdata support to SPI and SPI flashSimon Glass1-1/+12
2016-11-18spi: kirkwood_spi: implement mvebu_spi_set_mode()Chris Packham1-0/+15
2016-11-13spi: ti_qspi: Fix baudrate divider calculationVignesh R1-9/+7
2016-10-28dm: at91: Add driver model support for the spi driverWenyou Yang2-0/+296
2016-10-13libfdt: Sync fdt_for_each_subnode() with upstreamSimon Glass1-1/+1
2016-10-12Merge git://git.denx.de/u-boot-fsl-qoriqTom Rini1-2/+8
2016-10-07Various, accumulated typos collected from around the tree.Robert P. J. Day1-1/+1
2016-10-07spi: fsl_qspi: Preserve endianness of QSPI MCRYork Sun1-2/+8
2016-09-27spi: Add driver for Marvell Armada 3700 SoCStefan Roese3-0/+303
2016-09-24treewide: replace #include <asm/errno.h> with <linux/errno.h>Masahiro Yamada6-6/+6
2016-09-22Merge branch 'master' of git://git.denx.de/u-boot-spiTom Rini6-36/+51
2016-09-22spi: Kconfig: Move FSL_QSPI entry to non-dm placeJagan Teki1-7/+7
2016-09-22spi: zynq: Use variable to remove u32 to u64 conversionsMichal Simek1-2/+5
2016-09-21spi: Use mode for rx mode flagsJagan Teki4-15/+10
2016-09-21spi: ti_qspi: Remove unnecessary udelay for AM437xVignesh R1-7/+0
2016-09-21spi: ti_qspi: use 128 bit transfer mode when writing to flashVignesh R1-6/+33
2016-09-21spi: zynq_spi: Fix infinite looping while xferLad, Prabhakar1-1/+1
2016-08-26spi: tegra: fix hang in set_mode()Stephen Warren3-0/+11
2016-08-07spi: cadence_qspi_apb: Ensure baudrate doesn't exceed max valueChin Liang See1-2/+5
2016-08-02driver: spi: fsl-qspi: remove compile WarningsYunhui Cui1-1/+3
2016-07-29spi: ti_qspi: dra7xx: Add support to use 76.8MHz clockVignesh R1-5/+12
2016-07-29spi: ti_qspi: Remove delay in read path for dra7xxVignesh R1-3/+0
2016-07-29spi: ti_qspi: Fix compiler warning when DEBUG macro is setVignesh R1-2/+2
2016-07-29spi: ti_qspi: Fix failure on multiple READ_ID cmdVignesh R1-3/+2
2016-07-27dm: Use dm_scan_fdt_dev() directly where possibleSimon Glass1-7/+1
2016-07-27dm: Convert users from dm_scan_fdt_node() to dm_scan_fdt_dev()Simon Glass1-2/+1
2016-07-09dm: spi: Read default speed and mode values from DTVignesh R1-2/+6
generated by cgit v1.2.3 (git 2.39.0) at 2024-07-27 21:40:20 +0300