summaryrefslogtreecommitdiff
path: root/arch/arc/dts/iot_devkit.dts
blob: c0173fa5ab4d4fc80c54754ebd1b052701695d45 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2018 Synopsys, Inc. All rights reserved.
 */
/dts-v1/;

#include "skeleton.dtsi"

/ {
	#address-cells = <1>;
	#size-cells = <1>;

	aliases {
		console = &uart0;
	};

	cpu_card {
		core_clk: core_clk {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <144000000>;
			u-boot,dm-pre-reloc;
		};
	};

	uart0: serial0@80014000 {
		compatible = "snps,dw-apb-uart";
		clock-frequency = <16000000>;
		reg = <0x80014000 0x1000>;
		reg-shift = <2>;
		reg-io-width = <4>;
	};

	usb: usb@f0040000 {
		compatible = "snps,dwc2";
		reg = <0xf0040000 0x10000>;
		phys = <&usbphy>;
		phy-names = "usb2-phy";
	};

	usbphy: phy {
		compatible = "nop-phy";
		#phy-cells = <0>;
	};

	mmcclk_biu: mmcclk-biu {
		compatible = "fixed-clock";
		clock-frequency = <50000000>;
		#clock-cells = <0>;
	};

	mmcclk_ciu: mmcclk-ciu {
		compatible = "fixed-clock";
		clock-frequency = <50000000>;
		#clock-cells = <0>;
	};

	mmc: mmc0@f000b000 {
		compatible = "snps,dw-mshc";
		reg = <0xf000b000 0x400>;
		bus-width = <4>;
		fifo-depth = <128>;
		clocks = <&mmcclk_biu>, <&mmcclk_ciu>;
		clock-names = "biu", "ciu";
		max-frequency = <25000000>;
	};
};