summaryrefslogtreecommitdiff
path: root/arch/arm/dts/fsl-ls1028a-qds-x5xx-sch-28021-LBRW.dtsi
blob: 1d800dacef89803bd3757c63a9e2eb1b7074acb3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
// SPDX-License-Identifier: GPL-2.0+ OR X11
/*
 * NXP LS1028A-QDS device tree fragment for RCW x5xx
 *
 * Copyright 2019-2021 NXP Semiconductors
 */

/*
 * This setup is using SCH-28021 cards with VSC8514 QSGMII PHY in slot 2.
 * This is only available on LS1028A QDS boards with lane B rework.
 */
&slot2 {
	#include "fsl-sch-28021.dtsi"
};

&enetc2 {
	status = "okay";
};

&mscc_felix {
	status = "okay";
};

&mscc_felix_port0 {
	status = "okay";
	phy-mode = "qsgmii";
	phy-handle = <&{/i2c@2000000/fpga@66/mux-mdio@54/mdio@50/phy@08}>;
};

&mscc_felix_port1 {
	status = "okay";
	phy-mode = "qsgmii";
	phy-handle = <&{/i2c@2000000/fpga@66/mux-mdio@54/mdio@50/phy@09}>;
};

&mscc_felix_port2 {
	status = "okay";
	phy-mode = "qsgmii";
	phy-handle = <&{/i2c@2000000/fpga@66/mux-mdio@54/mdio@50/phy@0a}>;
};

&mscc_felix_port3 {
	status = "okay";
	phy-mode = "qsgmii";
	phy-handle = <&{/i2c@2000000/fpga@66/mux-mdio@54/mdio@50/phy@0b}>;
};

&mscc_felix_port4 {
	ethernet = <&enetc2>;
	status = "okay";
};